118 applicants

Company

Original Job Post

Microsoft · 1 week ago

Senior Design Engineer

Mountain View, CA

Full-time

Onsite

Senior Level

$112K/yr - $239K/yr

7+ years exp

Wonder how qualified you are to the job?

Data ManagementDeveloper Tools

H1B Sponsorship

Actively Hiring

Growth Opportunities

Insider Connection @Microsoft

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems.

Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec.

Other

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Digital DesignRTL CodingClock Domain CrossingTiming ConstraintsArea Trade-offsPost-Silicon DebugPeripheral Component Interconnect ExpressTechnical EngineeringElectrical EngineeringComputer EngineeringComputer ScienceSynopsys Design ConstraintsUnified Power FormatSOC IntegrationAdvanced Extensible InterfaceAdvanced Peripheral BusSystem VerilogAssertionsCoverpoints

Required

7+ years of related technical engineering experience

OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience

OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience

OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

4+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/LINT closure

4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug

2+ years of experience with Peripheral Component Interconnect Express (PCIe)

Preferred

11+ years technical engineering experience

OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience

OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience

OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience

4+ years of experience with Synthesis, Synopsys Design Constraints (SDC) constraints and Unified Power Format (UPF)

4+ years of experience working on SOC integration

Experience with industry standard interfaces such as Advanced Extensible Interface (AXI), Advanced Peripheral Bus (APB)

Experience with writing System Verilog assertions and coverpoints

Company

Microsoft

Glassdoor

4.3

Microsoft is a software corporation that develops, manufactures, licenses, supports, and sells a range of software products and services.

Founded in 1975

Redmond, Washington, USA

10,001+ employees

https://www.microsoft.com

H1B Sponsorship

Microsoft has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Trends of Total Sponsorships

2023 (5862)

2022 (11005)

2021 (8174)

2020 (6856)