RISC-V Design Verification Engineer @ Andes Technology Corporation | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
RISC-V Design Verification Engineer jobs in Portland, Oregon Metropolitan Area
150 applicants
company-logo

Andes Technology Corporation · 4 days ago

RISC-V Design Verification Engineer

Wonder how qualified you are to the job?

ftfMaximize your interview chances
SemiconductorSoftware
check
Actively Hiring
Hiring Manager
Krystal Backhus
linkedin

Insider Connection @Andes Technology Corporation

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Communication with peers to discuss technical details
Analyze CPU architecture and microarchitecture implementations, and devising best methods to verify them
Identify and resolve engineering issues ranging from functional verification, code coverage, Formal proofs, verification reports
Hands-on verification work including verification regression management, debugging and bug-reports
Provide technical guidance to junior members of the team
Technical documentation

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

VerilogSystem VerilogUnixScripting languagesMakeShellPerlPythonCommunicationCPU ArchitectureTest Benches DevelopmentFunctional Coverage VerificationStimulus GenerationAssembly LanguagesUVMFormal VerificationBug TrackingProblem-SolvingPatienceLeadershipTeam PlayerPositive Attitude

Required

Bachelor’s or Master’s degree in related engineering field
Strong communication skills
Experience using Verilog, System Verilog
Strong mastery using Unix and scripting languages such as make, shell, perl or python

Preferred

Experience of CPU architecture (multi-core coherence, FPU, DSP, interrupt, Vector, Security, Reset and CDC, Debug)
Experience with ground-up test-benches development
Experience with functional coverage-driven verification
Familiar with stimulus generation for constrained random simulation. Experience coding in assembly languages
Experience in UVM, formal, coverage grading, coverage analysis, bug tracking
Patience and good leadership skills
Strong desire to learn and willing to devote extra effort to achieve perfection
Strong team player and possess a positive attitude

Company

Andes Technology Corporation

twittertwittertwitter
company-logo
As a Founding Premier member of RISC-V International, Andes Technology Corporation is now a leading embedded processor intellectual property supplier in the world.

Funding

Current Stage
Growth Stage
Total Funding
unknown
2010-10-01Series Unknown· Undisclosed

Leadership Team

leader-logo
Frankwell Lin
Chief Executive Officer
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot