Senior Design Verification Engineer @ Unidor Consulting | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
Senior Design Verification Engineer jobs in United StatesH1B Visa Sponsored Senior Design Verification Engineer jobs in United States
47 applicants
expire-info-iconThis job has closed.
company-logo

Unidor Consulting · 1 week ago

Senior Design Verification Engineer

Wonder how qualified you are to the job?

IT Services and IT Consulting
check
H1B Sponsorship
Hiring Manager
Arun Kumar R
linkedin

Insider Connection @Unidor Consulting

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

At-least 10+ years of experience in System Verilog HVL and C++/C
At-least 10+ year of experience in UVM.
Experience in complete verification cycle which includes development of test plan, BFM/Driver/Monitor/Scoreboard component development and integration in test bench, stress/corner testing, failure debug, gate level simulations, assertions, and coverage closure.
Proficient in SVTB/UVM, C++ testbench.
Understand DSP is a plus.
Subversion for Repository and Bugzilla is also a Plus.
Proficient in debug and assertions coding.
Verification closure with team.
Make/Perl/Python / any script.
Any protocol experience is fine.
Ensure customer satisfaction.
Reporting to customer on daily or weekly progress effectively.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

System Verilog HVLC++/CUVMBFM/Driver/Monitor/ScoreboardSVTB/UVMAssertionsMake/Perl/PythonScriptingEthernetTest PlanCoverage PlanTestcases/ScenariosTestbench ComponentsSubsystem VerificationSystem VerificationUnderstand DSPSubversionBugzillaProblem-solving

Required

At-least 10+ years of experience in System Verilog HVL and C++/C
At-least 10+ year of experience in UVM
Experience in complete verification cycle which includes development of test plan, BFM/Driver/Monitor/Scoreboard component development and integration in test bench, stress/corner testing, failure debug, gate level simulations, assertions, and coverage closure
Proficient in SVTB/UVM, C++ testbench
Proficient in debug and assertions coding
Verification closure with team
Make/Perl/Python / any script
Any protocol experience is fine
Ensure customer satisfaction
Reporting to customer on daily or weekly progress effectively
BS or MS in Electrical Engineering (or equivalent)
Understanding of Ethernet / project specifications
Writing Test plan and coverage plan
Write testcases/scenarios
Update existing testbench components like generators, drivers and monitors
Debug existing tests failing in the regression
Work on Subsystem and system level verification

Preferred

Understand DSP is a plus
Subversion for Repository and Bugzilla is also a Plus

Company

Unidor Consulting

twitter
company-logo
We’re here to make you grow. Digital and business transformations.

H1B Sponsorship

Unidor Consulting has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Trends of Total Sponsorships
2022 (1)

Funding

Current Stage
Growth Stage
Company data provided by crunchbase
logo

Orion

Your AI Copilot