BLUEBERRY STAFFING LLC · 1 week ago

Hardware Network Engineer

Santa Clara, CA

Full-time

Onsite

Mid Level

Wonder how qualified you are to the job?

Human Resources Services

Hiring Manager

Sagar Nanik Basantani

Insider Connection @BLUEBERRY STAFFING LLC

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Debug L1 ethernet issues related to Serdes and MAC/PHY (analyze Signal Strength, Serdes Eye, Review & Tune SI parameters etc.)

Debug other interfaces on board such as PCIE, i2C, MDIO etc.

Perform Schematics and Layout reviews of the customer design / platform and provide feedback.

Interact with HW designers (board and ASIC) and write Hardware Design guidelines, Application Notes and publish Technical Bulletins.

Interface with board designers, ASIC /Serdes controller designers, program management, board vendors and component vendors to fully comprehend the board design parameters.

Generate PCB stack up recommendations that comprehend the full capabilities of industry available board fabrication materials and technologies.

Communicate effectively with customers considering both strategic and tactical aspects of the solution & work with internal cross-functional teams to deliver optimal solutions.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

High Speed Ethernet SerdesNRZPAM-4 100GEthernet Physical LayerSignal IntegrityPower IntegrityElectromagneticsThermal AnalysisMulti-lane Crosstalk AnalysisRF ApplicationsIC Package DesignPCB DesignHyperLynxAnsoft SIWaveHFSSADSSigrityPowerSIPowerDCCadence AllegroPolar Stack UpSchematics ReviewLayout ReviewScripting LanguagePythonPerlUnix Shell

Required

Expertise in High Speed Ethernet Serdes interfaces : NRZ, PAM-4 100G.

Expertise in Ethernet Physical layer (Layer 1) - Serdes, MAC, PCS including debugging L1 issues for Interop.

Strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, Multi-lane cross talk analysis and RF applications related to IC Package and PCB Design are required.

Experience in using tools: HyperLynx, Ansoft SIWave and HFSS, ADS, Sigrity, PowerSI and PowerDC, Cadence Allegro, and Polar stack up.

Able to performance Schematics & Layout reviews effectively.

Atleast one scripting language : Python / Perl / Unix shell.