Senior ASIC Design Verification Engineer @ Groq | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
Senior ASIC Design Verification Engineer jobs in Mountain View, CA
200+ applicants
company-logo

Groq · 3 days ago

Senior ASIC Design Verification Engineer

ftfMaximize your interview chances
Artificial Intelligence (AI)Electronics
check
H1B Sponsor Likelynote

Insider Connection @Groq

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Verify hardware features of Language Process Unit (LPU).
Collaborate within the Hardware Team to design and verify features on LPU chips in simulation, emulation and silicon.
Develop and implement advanced verification environments and methodologies for complex ASIC designs.
Implement and optimize automated verification flows to improve productivity and efficiency.
Utilize formal verification techniques to rigorously verify critical design properties and ensure compliance with specifications.
Stay updated on the latest trends and advancements in ASIC design verification and incorporate innovative techniques into the verification process.
Support silicon bring-up and debug.
Be a productivity multiplier. Contribute to identifying and adopting engineering best practices within the verification team and interactions with cross-functional teams at Groq.
Innovate. Contribute to developing future verification strategies for validating future accelerator chips and hardware architectures for ML workloads.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

ASIC design verificationSystemVerilogUVMPython scriptingFormal verificationTestbench developmentPower verification strategiesSilicon bring-upAnalytical skillsCommunication skillsCollaborationAttention to detail

Required

BS degree in electrical engineering, or related fields, or equivalent practical experience
10+ years design verification experience of building testbenches environments and design verification processes

Preferred

Excellent verbal and written communication skills to clearly communicate concepts in written and verbal form to stakeholders
Experience with building block and SOC testbench development
Good familiarity with SystemVerilog and UVM
Good familiarity with randomly constrained testing methodologies
Good familiarity with power verification strategies and UPF
Good familiarity with netlist simulation
Good familiarity with formal verification flow and tools
Experience in Python and/or Perl scripting
Knowledge of ASIC design flow
Knowledge of applying machine learning to ASIC verification flow
Knowledge of silicon bring-up, debug, and manufacturing ATE support
Proven track record of delivering bug-free silicon

Benefits

Equity
Benefits

Company

Groq

twittertwittertwitter
company-logo
Groq radically simplifies compute to accelerate workloads in artificial intelligence, machine learning, and high-performance computing.

H1B Sponsorship

Groq has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2023 (4)
2022 (6)
2021 (18)
2020 (2)

Funding

Current Stage
Late Stage
Total Funding
$1B
Key Investors
Social Capital
2024-08-05Series D· $640M
2024-06-20Secondary Market
2021-04-14Series C· $300M

Leadership Team

leader-logo
Jonathan Ross
CEO and Founder
linkedin
leader-logo
Stuart C. Pann
COO
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot