Senior Physical Design Engineer @ SpanIdea Systems | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
Senior Physical Design Engineer jobs in San Jose, CAH1B Visa Sponsored Senior Physical Design Engineer jobs in San Jose, CA
131 applicants
company-logo

SpanIdea Systems ยท 2 days ago

Senior Physical Design Engineer

Wonder how qualified you are to the job?

ftfMaximize your interview chances
AutomotiveInternet of Things
check
H1B Sponsorship

Insider Connection @SpanIdea Systems

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Conduct Static Timing Analysis (STA) and optimize timing for System on Chips (SoCs) at both full chip and block levels.
Generate and validate timing constraints, conduct Signal Integrity (SI)/Noise analysis, and resolve timing and noise issues.
Utilize Synopsys timing analysis tool Primetime and other relevant tools in timing ecosystems.
Demonstrate a strong grasp of digital design principles including synthesis, timing analysis, and formal verification.
Automate tasks using scripting languages such as TCL, Perl, or Python for efficiency.
Understand ASIC design flow covering front-end and back-end processes, with a focus on semiconductor fabrication processes and their impact on integrated circuit (IC) design.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Static Timing AnalysisPhysical DesignDigital Design PrinciplesSynopsys PrimetimeASIC Design FlowSemiconductor Fabrication ProcessesIntegrated Circuit DesignProblem-SolvingAttention to DetailTeam CollaborationClear ArticulationScripting TCLScripting PerlScripting PythonLow-power design methodologiesAnalogMixed-signal design principlesSemiconductor technology advancements

Required

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a closely related field
8 years of experience in Static Timing Analysis/STA
10 years of experience in Physical Design - Semiconductors
Ability to commute to San Jose, CA
Strong grasp of digital design principles encompassing synthesis, timing analysis, and formal verification
Proficiency in Synopsys timing analysis tool Primetime
Experience in timing ecosystems employing Synopsys and other relevant tools
Solid understanding of ASIC design flow, covering both front-end and back-end processes
Ability to collaborate efficiently within a team setting and articulate intricate technical ideas clearly
Demonstrated strong problem-solving abilities and meticulous attention to detail
Comprehension of semiconductor fabrication processes and their impact on integrated circuit (IC) design

Preferred

Familiarity with scripting languages such as TCL, Perl, or Python for automation purposes
Experience with low-power design methodologies
Familiarity with analog and mixed-signal design principles
Candidates should be willing to remain informed about the most recent advancements in semiconductor technology and design methodologies

Benefits

Dental insurance
Health insurance
Vision insurance

Company

SpanIdea Systems

company-logo
Spanidea Systems is a global leader in technology design and system engineering at the forefront of innovation.

H1B Sponsorship

SpanIdea Systems has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Trends of Total Sponsorships
2020 (1)

Funding

Current Stage
Late Stage
Company data provided by crunchbase
logo

Orion

Your AI Copilot