Be an early applicantLess than 25 applicants

This job has closed.

Company

Original Job Post

Apple · 2 days ago

Timing Design Engineer

Cupertino, CA

Full-time

Onsite

Mid Level

$139K/yr - $256K/yr

3+ years exp

Wonder how qualified you are to the job?

Maximize your interview chances

Consumer ElectronicsHardware

H1B Sponsorship

Comp. & Benefits

Insider Connection @Apple

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Generate block level static timing constraints.

Close timing on critical blocks by working with RTL, PD teams.

Develop and validate high performance low power clock network guidelines.

Perform Timing optimization and validate the design for functionality.

Generate and Implement ECOs to fix timing etc.

Run Timing verification flow at chip/block level and provide guidelines to fix violations to other designers and/or perform the fixes.

Participate in establishing CAD and physical design methodologies for correct by construction designs.

Assist in flow development for chip integration.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Physical DesignTiming closuresPhysically aware synthesisFloor-planningPlace & RouteSTA constraintsTiming flowPhysical constructionIntegrationPhysical VerificationSoC ArchitectureHDL languagesVerilogScripting languagesPerlTcl

Required

The ideal candidate should have some prior experience in Physical Design on high PHY and/or SOC designs.

Relevant knowledge about industry standards and practices in Timing closures, Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route

Relevant experience in developing and implementing STA constraints

Solid Understanding of all aspects of Timing flow, Physical construction, Integration and Physical Verification

Working Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes

Power user of industry standard Timing, Physical Design & Synthesis tools

Solid Understanding of scripting languages such as Perl/Tcl

BS degree in technical discipline with minimum 3 years of relevant experience

Benefits

Comprehensive medical and dental coverage

Retirement benefits

Discounted products and free services

Reimbursement for certain educational expenses

Discretionary bonuses or commission payments

Relocation assistance

Company

Apple

Glassdoor

4.2

Apple is a corporation that designs, manufactures, and markets consumer electronics, personal computers, and software.

Founded in 1976

Cupertino, California, USA

10,001+ employees

http://www.apple.com

H1B Sponsorship

Apple has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Trends of Total Sponsorships

2023 (2569)

2022 (4857)

2021 (4908)

2020 (3580)