FPGA/ASIC Verification Engineer @ Akkodis | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
FPGA/ASIC Verification Engineer jobs in Goleta, CA
Be an early applicantLess than 25 applicants
company-logo

Akkodis · 18 hours ago

FPGA/ASIC Verification Engineer

ftfMaximize your interview chances
IT Services and IT Consulting
badNo H1BnoteSecurity Clearance Requirednote
Hiring Manager
Priya Gupta
linkedin

Insider Connection @Akkodis

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

As a FPGA/ASIC Design Verification Engineer, you will own functional verification for a custom controller.
You will develop functional verification infrastructure to ensure functional correctness of a design as well as improve the throughput of the verification effort.
In this role, you will develop test plans for functional units and subsystems.
You will analyze coverage from various dimensions and develop monitors and checkers for better quality assurance.
In the final stages, you will also run GLS related simulations.
UVM/python test development for driving VIPs and other stimulus drivers.
Generation of test components such as monitors, scoreboards and python models.
Coverage closure and GLS bringup and testing.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

UVMSystem VerilogVerification testbenchesSDF simulationsGLS simulationsEthernetSPIPythonLinuxAndroidAssertionsFormal verificationAXIJTAGAnalog modelingReal number modeling

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
8 years of experience with verification methodologies and languages such as UVM and System Verilog.
Experience developing and maintaining verification testbenches, test cases, and test environments.
Experience in all aspects of verification life cycle, specifically, SDF and GLS simulations.
Experience in ethernet and SPI required.

Preferred

Master’s degree in Electrical Engineering, Computer Science, or related field.
UVM/System verilog experience 5+ years (10 + years preferred).
High proficiency in python.
Knowledge of general-purpose operating systems such as Linux and Android.
Experience in assertions and formal verification preferred.
Experience in ethernet, SPI, AXI, JTAG preferred.
Experience in analog and real number modelling preferred.

Benefits

Medical
Dental
Vision
Life insurance
Short-term disability
Additional voluntary benefits
An EAP program
Commuter benefits
401K plan
Paid Sick Leave
Holiday pay

Company

Akkodis is a digital engineering company and Smart Industry leader.

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Lane Greever
Chief Operating Officer (COO), Americas
linkedin
leader-logo
Kishore Raj
Vice President & Partner: Technology and Engineering Consulting and Services
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot