AllSTEM Connections · 8 hours ago
Silicon Verification Engineer
United States
Full-time
Remote
Entry Level
$42/hr - $42/hr
3+ years exp
Maximize your interview chancesProfessional ServicesRecruiting
Insider Connection @AllSTEM Connections
Get 3x more responses when you reach out via email instead of LinkedIn.
Responsibilities
Define, document, and implement a UVM verification environment including agents and scoreboards
Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes
Support post-silicon verification activities of the products working with design and product teams
Qualification
Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.
Required
Minimum 3 years experience with SystemVerilog and UVM
Minimum 2 years experience with coding functional coverage (based off of SystemVerilog)
Minimum 2 years experience with scripting in either Python, Ruby, or C++
Minimum 1 years experience of exposure to formal methodology
Proficient in using Verilog and VMM/OVM/UVM
Experience in pre and post silicon verification test flow and automated test benches
Effective communication, collaboration, and teamwork skills
Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related degree required
0-2 years of relevant experience required
Company
AllSTEM Connections
AllSTEM Connections is a provider of staffing and recruiting services.
501-1000 employees
Funding
Current Stage
Late StageCompany data provided by crunchbase
