FPGA Design Engineer – ASIC (Remote) @ Stage 4 Solutions | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
FPGA Design Engineer – ASIC (Remote) jobs in United States
Be an early applicantLess than 25 applicants
company-logo

Stage 4 Solutions · 19 hours ago

FPGA Design Engineer – ASIC (Remote)

ftfMaximize your interview chances
AdvertisingConsulting
check
Growth Opportunities

Insider Connection @Stage 4 Solutions

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Work with low SWaP, radiation-hardened, space-rated devices.
Devise a unique verification plan for a given design.
Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high-performance computing environment.
Develop requirements, and test cases, build test benches, generate reports, and document verification results.
Work with an independent design team to document and resolve bugs found in the design.
Support all aspects of ASIC and FPGA development, including architecture, design, and analysis.
Support technical reviews, and be able to present to internal and external stakeholders.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

FPGA designASIC designVHDLVerilogSystemVerilogUVMASIC/FPGA life cycleTest case developmentTest bench buildingPerlTCLPythonCoverage reportsSpace-grade FPGAsLockheed Martin experience

Required

9+ years of experience in the design of FPGA and/or ASIC devices.
HDL programming experience with VHDL, Verilog, and/or SystemVerilog.
Experience in the verification of FPGA and/or ASIC devices.
Experience with modern verification methodologies such as UVM/OVM.
Experience in ASIC / FPGA life cycle (architecture, design, simulation, verification, validation, integration & test).
Experienced in scripting such as Perl, TCL, and Python.
Experience developing test cases based off given requirements.
Experience building test benches for FPGA / ASIC designs to provide randomized stimulus.
Experience identifying and implementing necessary test exclusions.
Experience generating coverage reports (code and functional).
Knowledge of space-grade/qualified FPGAs and ASICs.
Bachelor’s Degree.

Preferred

FPGA/ASIC design experience is a plus.
Past Lockheed Martin experience as an ASIC & FPGA Verification Engineer.

Benefits

Health benefits
401K

Company

Stage 4 Solutions

twittertwittertwitter
company-logo
Stage 4 Solutions is a management consulting firm that provides marketing solutions services.

Funding

Current Stage
Growth Stage

Leadership Team

leader-logo
Niti Agrawal
CEO and Founder
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot