Chairman & CEO

Darwin Venture Management Portfolio

Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets

RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027

Andes combines Brainchip neuromorphic AI with RISC-V

RISC-V Design Verification Engineer

Andes Technology is a recognized leader in commercial CPU IP and a Founding Premier member of RISC-V International, driving global RISC-V adoption. The RISC-V Design Verification Engineer will be part of the VLSI team, guiding verification methodologies, analyzing problems, and providing technical guidance to junior members while ensuring high-quality results in the development of next-generation RISC-V CPUs.

RISC-V Design Verification Engineer (Mid-Staff)

Senior Design Verification Engineer

CPU Verification Engineer

Design Verification Engineer

Sign up with Google

Sign in with Google