Apply on Employer Site

AMD · 1 day ago

SR ASIC Verification Engineer

Santa Clara, CA

Full-time

Onsite

Senior Level

$136K/yr - $204K/yr

AMD is a leading provider of data center networking technology, committed to building innovative products that enhance computing experiences. The role of SR ASIC Verification Engineer involves developing and executing test plans, debugging, and collaborating with a dynamic team to ensure high-quality ASIC verification.

AI InfrastructureArtificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor

Growth Opportunities

No H1B

Responsibilities

Familiarity with UVM, System Verilog, and C or C++

Basic experience with System Verilog simulators and waveform debuggers

Exposure to developing and executing test plans for Unit/IP/Subsystem/SOC level verification

Experience in System Verilog test bench development, including stimulus, checkers, transactors/BFMs, assertions, and cover points

Ability to identify bugs in architecture, functionality, and performance, along with strong overall debug and analytical skills

Exposure to design and verification tools such as VCS or equivalent simulation tools and debugging tools like Debussy/DVE

Understanding of Computer Architecture concepts

Qualification

UVMSystem VerilogCC++System Verilog simulatorsDebugging toolsComputer ArchitectureAnalytical skillsProblem-solving skillsTeam collaborationEffective communication