Senior Staff Engineer, Analog Layout jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 2 weeks ago

Senior Staff Engineer, Analog Layout

Marvell Technology is a leader in semiconductor solutions that are essential for data infrastructure. They are seeking a Senior Staff Analog Custom Layout Engineer to design and optimize analog mixed-signal layouts, collaborate with circuit designers, and ensure compliance with design rules and specifications.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Design and optimize analog mixed-signal layouts such as high-speed ADCs, PLLs, bandgap voltage references, LDOs, high-speed I/O circuits, general I/Os, and ESD structures in deep sub-micron CMOS technologies using Cadence or Synopsys tools
Collaborate closely with circuit designers and other teams to meet project specifications and timelines
Responsible for floor planning, custom layout, and verifying compliance with design rules and schematics, including DRC, LVS, ANT, LUP, ESD, and PERC
Maintain detailed documentation of layout methodologies, design decisions, and verification results

Qualification

Analog mixed-signal layoutDeep sub-micron CMOSCAD tools proficiencyBlock level floor planningFull chip layout verificationAdvanced process technologiesAnalytical skillsCreative thinkingSelf-motivationTeam collaborationCommunication skills

Required

Bachelor's degree in Computer Science, Electrical Engineering, or related fields with 3-5+ years of relevant professional experience
Experience in analog/mixed-signal layout design for deep sub-micron CMOS circuits
Proficient in block level floor planning and capable of driving the project through tape-out
Experience implementing analog layouts to achieve tight matching, low noise, and low power consumption
Understanding techniques to manage IR drop, RC delay, electro-migration, self-heating, and crosstalk
Experience with full chip layout and verification
Proficiency with CAD tools such as Cadence 'Virtuoso,' Mentor Graphics 'Calibre,' or Synopsys 'Custom Compiler.'
Strong proficiency in interpreting DRC, ERC, LVS, LUP, and PERC reports
Ability to work independently with strong analytical skills, creative thinking, and self-motivation
Ability to work across teams
Strong communication skills

Preferred

Master's degree and/or PhD in Computer Science, Electrical Engineering, or related fields with 2-3+ years of experience
Familiarity with advanced process technologies and FinFET is a plus
Proficiency in chip level floor planning a plus

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Company

Marvell Technology

company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.

H1B Sponsorship

Marvell Technology has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (242)
2024 (186)
2023 (154)
2022 (210)
2021 (210)
2020 (165)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin
Company data provided by crunchbase