Principal Engineer, Design For Test jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 1 week ago

Principal Engineer, Design For Test

Marvell Technology is a leader in semiconductor solutions that connect our world across various sectors such as enterprise, cloud, and AI. The Digital IC Design Principal Engineer will be responsible for architecting and implementing DFT/Test on complex IP and SoC designs while mentoring a team of engineers and enhancing DFT methodologies and tools.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Architecting, leading and implementing DFT/Test on complex IP and SOC for multiple custom/compute ASIC/SoC designs
Definition, implementation of various DFT/DFX features, validation, IP-DFT, STA, pattern generation & post-silicon bring-up and debug for various designs/IPs in Custom/Compute space
Mentoring, guiding and driving a small team of engineers to enable their development and ability to scale across multiple designs
Definition and enhancement of DFT methodologies and tools to be able to benchmark them and enable new methodologies in the domain of DFT/Test

Qualification

DFT experienceCustom chip designDFT architecture definitionDFT flowsMethodologiesASIC design leadershipPost-silicon bring-upDebugging skillsMentoring skills

Required

Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience
Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience
Direct DFT experience with at least 10 years in the custom chip design business
Hands on working experience in various stages of DFT-Execution - SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bringup/Debug
Thorough knowledge on various DFT/Test architecture solutions and should be involved in DFT-Architecture definition of at least one SoC Design
Understanding of DFT Flows and Methodologies and Experience
Prior experience in leading ASIC designs

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Company

Marvell Technology

company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.

H1B Sponsorship

Marvell Technology has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (242)
2024 (186)
2023 (154)
2022 (210)
2021 (210)
2020 (165)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin
Company data provided by crunchbase