ASIC Engineer, Formal Verification jobs in United States
cer-icon
Apply on Employer Site
company-logo

Meta · 3 days ago

ASIC Engineer, Formal Verification

positionSunnyvale, CA
timeFull-time
remoteOnsite
senioritySenior Level, Lead/Staff
money$178K/yr - $250K/yr
date8+ years exp

Meta is hiring an ASIC Formal Verification Engineer within the Infrastructure organization. The role involves providing technical leadership in Formal Verification, developing formal test plans, and collaborating with various teams to ensure first-pass silicon success for data center applications.

Computer Software
check
Comp. & Benefits

Responsibilities

Provide technical leadership in Formal Verification
Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level
Work with Architecture and Design team to come up with formal specification and implementation
Define formal verification scope, create formal environment and close coverage with targeted Formal Verification Techniques at IP, Subsystem and SoC level
Build reusable/scalable environments for Formal Verification and deploying the tools
Evaluate and recommend EDA solutions for Formal Verification
Provide training for internal teams and mentoring engineers related to Formal Verification Technology

Qualification

Formal VerificationDesign VerificationSystemVerilogPythonJasperGoldEDA solutionsScripting languagesAnalytical skillsCollaborationMentoring

Required

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in Design Verification
5+ years of experience in Formal Verification
Experience with Formal Verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etc
Proven understanding of Formal Verification methodologies, complexity reduction techniques and abstraction techniques
Proven analytical skills to craft novel solutions to tackle industry-level complex designs
Demonstrated experience with effective collaboration with cross functional teams
Fluency in hardware description languages, such as SystemVerilog and SVA
Proficiency in scripting languages such as Python, Perl, or Tcl
Experience with JasperGold or VC-Formal

Preferred

Experience to quickly understand and interpret specifications and extract design behaviors/properties
Experience in formal property verification of complex compute blocks such as DSP, CPU, GPU or HW accelerators
Experience with complex SoCs
Formal verification experience in clock domain crossing, IP-XACT based register verification and low power
Experience with development of fully automated flows from specification to fully verified designs
Experience with simulators and waveform debugging tools

Benefits

Bonus
Equity
Benefits

Company

Meta

twitter
Glassdoor3.9
company-logo
Meta's mission is to build the future of human connection and the technology that makes it possible.
dateFounded in 2004
location
Menlo Park, CA, US
people-size10001+ employees
web-link
https://www.metacareers.com/

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Kathryn Glickman
Director, CEO Communications
linkedin
leader-logo
Christine Lu
CTO Business Engineering NA
linkedin

Recent News

Crunchbase News
Beyond The Pitch: How Emerging VCs Can Still Raise
2025-11-17
torrentfreak.com
Tit-For-Tat: Porn Producers Counter Meta’s “Personal Use” Piracy Defense
2025-11-16
Livemint.com
As AI borrowing surges, lenders and investors rush to guard against growing default risks
2025-11-16
Company data provided by crunchbase