Firmware Engineer (Variable levels Senior to Principal) jobs in United States
cer-icon
Apply on Employer Site
company-logo

Astera Labs · 3 weeks ago

Firmware Engineer (Variable levels Senior to Principal)

positionSan Jose, CA
timeFull-time
remoteOnsite
senioritySenior Level, Lead/Staff
money$147K/yr - $165K/yr
date2+ years exp

Astera Labs is a company providing rack-scale AI infrastructure through connectivity solutions. They are seeking a highly experienced Firmware Engineer to lead the design and development of embedded firmware for PCIe/CXL memory expansion products tailored for AI and Cloud infrastructure.

AutomotiveElectronicsIntelligent SystemsSemiconductor
check
H1B Sponsor Likelynote
Hiring Manager
Srihari V.
linkedin

Responsibilities

Firmware development, bring-up, and validation of PCIe/CXL/DDR interfaces at PHY and Link layers
Interpret technical specifications and develop robust, low-level C code in RTOS environments
Collaborate effectively with cross-functional teams and external partners to deliver weekly firmware releases and feature demonstrations
Strong debugging skills and ability to triage and resolve issues in complex embedded systems
Familiarity with server I/O and memory workflows, performance tuning for latency and bandwidth optimization is a plus
Experience with pre-silicon validation in emulation environments is desirable

Qualification

Embedded firmware developmentLow-level firmware expertisePCIe/CXL protocolsRTOS environmentsDebugging skillsPerformance tuningPre-silicon validationCollaboration skills

Required

Bachelor's degree in Electrical Engineering, Computer Science, or a related technical field
2+ years of hands-on experience in embedded firmware development using C
Deep expertise in low-level firmware for hardware bring-up, traffic enablement, and RAS (Reliability, Availability, Serviceability) feature implementation
Proven track record working with high-speed interfaces and protocols such as PCIe, CXL, DDR, and I2C
Firmware development, bring-up, and validation of PCIe/CXL/DDR interfaces at PHY and Link layers
Interpret technical specifications and develop robust, low-level C code in RTOS environments
Collaborate effectively with cross-functional teams and external partners to deliver weekly firmware releases and feature demonstrations
Strong debugging skills and ability to triage and resolve issues in complex embedded systems

Preferred

Familiarity with server I/O and memory workflows, performance tuning for latency and bandwidth optimization
Experience with pre-silicon validation in emulation environments

Company

Astera Labs

twittertwittertwitter
company-logo
Astera Labs is a semiconductor company that provides connectivity solutions for intelligent systems.
dateFounded in 2017
location
San Jose, California, USA
people-size201-500 employees
web-link
https://www.asteralabs.com

H1B Sponsorship

Astera Labs has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (50)
2024 (44)
2023 (17)
2022 (26)
2021 (14)
2020 (7)

Funding

Current Stage
Public Company
Total Funding
$206.35M
Key Investors
Fidelity
2024-03-20IPO
2022-11-17Series D· $150M
2021-09-27Series C· $50M

Leadership Team

leader-logo
Jitendra Mohan
CEO
linkedin
leader-logo
Casey Morrison
Chief Product Officer, Co-Founder
linkedin

Recent News

The Motley Fool
3 Must-Own Artificial Intelligence Stocks for 2026
2026-01-07
Benzinga.com
Ironwood Pharmaceuticals, Baidu, Vertiv Holdings And Other Big Stocks Moving Higher On Friday
2026-01-03
The Motley Fool
Better Artificial Intelligence Stock: Navitas Semiconductor vs. Astera Labs
2025-12-29
Company data provided by crunchbase