SOC Verification and Methodology Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Qualcomm · 2 days ago

SOC Verification and Methodology Engineer

Qualcomm Technologies, Inc. is a company of inventors that unlocked 5G technology, and they are seeking an SOC Verification and Methodology Engineer to ensure the quality and functionality of System-on-Chip designs. The role involves developing verification methodologies, creating test plans, and collaborating with various teams to resolve design issues.

Artificial Intelligence (AI)Generative AISoftwareTelecommunicationsWireless
check
Comp. & Benefits
check
H1B Sponsor Likelynote

Responsibilities

Develop Verification Plans: Understand design specifications and define the verification scope. Develop detailed test plans and verification infrastructure
Execute Verification Tests: Implement and Execute verification test cases and debug complex issues. Implement and analyze System Verilog assertions and coverage (code, toggle, functional)
Collaborate with Teams: Work closely with architects, designers, and pre and post-silicon verification teams to accomplish tasks
Innovate Solutions: Develop innovative solutions to verification challenges with minimal guidance. Ramp-up on new verification tools and methodologies. Explore innovative DV methodologies to continuously push the quality and efficiency of test benches
Adhere to Standards: Maintain quality standards and best practices in test and verification processes
Successful candidates will be required to collaborate with worldwide design, verification, silicon, and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills

Qualification

SystemVerilog/UVMASIC design verificationSOC architecture knowledgeTest planningAssertion codingScripting languagesProblem-solving abilitiesCommunication skills

Required

Bachelor's degree in Science, Engineering, or related field
Minimum 5+ years of design verification experience
Good understanding of SystemVerilog/UVM based verification skills & experience with assertion & coverage-based verification methodology
Experience in handling verification from Test planning to Tapeout for large-size HW Design
Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience
Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience
PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience

Preferred

Master's degree in Science, Engineering, or related field
7+ years industry experience with below skillset:
Knowledge of SOC architecture, CPU architecture (ARM knowledge is helpful), DSP, AMBA Bus, DDR, GPU, Multimedia etc
Exposure to ARM SBSA (Server Base System Architecture)
Experience with heterogenous multi-die system verification
Experience with D2D interfaces (e.g., UCIe, CXL) verification
Experience with pre-silicon emulation platform-based verification
Knowledge of Power design, architecture, and verification requirements
Displays a passion for debugging and strong problem-solving abilities
Experience with scripting languages such as Perl, Python is a plus
Assertion coding and converging on Formal tools, is a plus

Benefits

Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package

Company

Qualcomm

company-logo
Qualcomm designs wireless technologies and semiconductors that power connectivity, communication, and smart devices.

H1B Sponsorship

Qualcomm has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (2013)
2024 (1910)
2023 (3216)
2022 (2885)
2021 (2104)
2020 (1181)

Funding

Current Stage
Public Company
Total Funding
$3.5M
1991-12-20IPO
1988-01-01Undisclosed· $3.5M

Leadership Team

leader-logo
Cristiano Amon
President and Chief Executive Officer
linkedin
I
Isaac Eteminan
CEO
linkedin
Company data provided by crunchbase