Marvell Technology · 2 days ago
Principal Digital IC Design Engineer
Santa Clara, CA
Full-time
Onsite
Senior Level, Lead/Staff
$147K/yr - $220K/yr
5+ years expMarvell Technology is a leading provider of semiconductor solutions that form the backbone of data infrastructure across various domains. As a Principal Digital IC Design Engineer, you will be responsible for architecting and implementing advanced SoC designs, collaborating with various teams to ensure functional correctness and successful integration of systems.
DSPInternet of ThingsManufacturingSemiconductorWireless
No H1B
U.S. Citizen Only
Responsibilities
Lead micro-architecture and RTL development for compute and connectivity subsystems, including memory controllers, PCIe/CXL interfaces, and D2D links
Drive HW/SW co-design and integration across multi-die SoC platforms
Collaborate with architects and DV engineers to ensure functional correctness, timing closure, and power optimization
Own RTL delivery milestones from ASR through PRQ, including support for emulation, silicon bring-up, and validation
Interface with external IP vendors and internal CAD teams to ensure IP integration and tool flow compatibility
Qualification
Required
Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 10–15 years of experience, or
Master's/PhD with 5–10 years of experience in digital IC design
Deep understanding of SoC architecture, processor subsystems, memory controllers, and high-speed interfaces
Expertise in Verilog/VHDL, RTL linting (Spyglass), CDC analysis, and synthesis readiness
Proficiency in scripting languages (Python, Perl) for design automation
Proven success in delivering production-quality RTL under aggressive schedules
Preferred
Experience with CXL, PCIe, DDR, and D2D protocols is highly desirable
Benefits
Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer
Company
Marvell Technology
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.
5001-10000 employees
Funding
Current Stage
Public CompanyTotal Funding
unknown2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired
Leadership Team
Matthew Murphy
Chairman and CEO
Radha Nagarajan
SVP & CTO, Optical Engineering
Recent News
2026-01-03
The Motley Fool
2026-01-03
eeNews Europe
2025-12-30
Company data provided by crunchbase