Principal ASIC Verification Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Hewlett Packard Enterprise · 3 months ago

Principal ASIC Verification Engineer

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. They are seeking a highly skilled Principal ASIC Verification Engineer to verify cutting-edge ASIC/SoC designs for networking solutions while collaborating with a world-class engineering team.

Data CenterEnterprise SoftwareInformation TechnologyIT ManagementNetwork Security
check
H1B Sponsor Likelynote

Responsibilities

Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure
Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models
Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met
Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality
Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables

Qualification

ASIC/SoC verificationSystemVerilogUVM methodologySimulation toolsDebugging SoC designsTest planningCoverage analysisRandomizationAssertions (SVA)Emulation environmentsLow-power methodologiesPost-silicon debug

Required

12+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure
Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch
Deep understanding of randomization, constraints, functional coverage, and assertions (SVA)
Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs
Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging

Preferred

Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces
Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs
Exposure to emulation environments, hardware acceleration, or traffic-model integration
Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins)
Understanding of low-power (UPF) or formal verification methodologies
Experience with post-silicon bring-up and debug
Familiarity with emulation environments and debug flows

Benefits

Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion

Company

Hewlett Packard Enterprise

twittertwittertwitter
company-logo
Hewlett Packard Enterprise is an edge-to-cloud company that uses comprehensive solutions to accelerate business outcomes.

H1B Sponsorship

Hewlett Packard Enterprise has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (532)
2024 (585)
2023 (591)
2022 (523)
2021 (551)
2020 (398)

Funding

Current Stage
Public Company
Total Funding
$2.85B
Key Investors
Elliott Management Corp.
2025-04-15Post Ipo Equity· $1.5B
2024-09-10Post Ipo Equity· $1.35B
2015-11-02IPO

Leadership Team

leader-logo
Antonio Neri
President & CEO
linkedin
leader-logo
Fidelma Russo
EVP & GM, Hybrid Cloud and Chief Technology Officer
linkedin
Company data provided by crunchbase