Apply on Employer Site

Eurofins · 2 months ago

Senior ATE Test Engineer - EAG Laboratories

Santa Clara, CA, USA

Full-time

Onsite

Mid, Senior Level

$110K/yr - $150K/yr

3+ years exp

Eurofins Scientific is a global leader in analytical testing, and they are seeking a Senior ATE Test Engineer to develop and oversee SoC test strategies. The role involves collaborating with cross-functional teams to ensure robust test coverage and mentoring junior engineers while driving continuous improvement in test methodologies.

BiotechnologyGeneticsHealth CareLife SciencePharmaceutical

No H1B

U.S. Citizen Only

Responsibilities

Lead cross-functional test development initiatives, collaborating with design, product, and manufacturing teams to ensure robust test coverage and yield optimization

Mentor junior engineers and technicians, providing guidance on test strategy, debug techniques, and professional development

Drive continuous improvement in test methodologies, documentation standards, and team workflows

Represent the ATE team in technical reviews, program meetings, and customer interactions

Foster a culture of technical excellence, accountability, and innovation within the test engineering group

Qualification

ATE test developmentMixed-signal silicon SoCHigh-speed protocolsDFT techniquesHigh-speed mixed signal testingATE programmingC/C++PythonProduction test of SerDesMentoring junior engineersProcess improvementTeam playerCommunication skills

Required

Strong academic and technical background in electrical engineering. At minimum, a BSEE is required, and a Master's is preferred

Proven experience leading ATE test development projects from concept to production

Demonstrated ability to mentor and develop junior engineers, with a track record of building high-performing teams

Strong interpersonal and communication skills, with the ability to influence cross-functional stakeholders

Experience in strategic planning and resource management within an engineering environment

Ability to identify and implement process improvements that enhance team efficiency and product quality

3+ years of experience releasing complex SoC/silicon products to high volume manufacturing

Working knowledge of high-speed protocols like PCIe, Ethernet, Infiniband, DDR, NVMe, USB, etc

Hands-on experience with high-speed mixed signal SoC test program/hardware development on multiple high-speed test platforms

Collaboration with design team to define test strategy, create and own test plan

Tester platform selection, design, and development of ATE hardware for wafer sort and final test

Familiar with high-speed load board design techniques

Proven track record of implementing ATE patterns to optimize tester resources and minimize ATE test time while maintaining product quality

Strong knowledge and development of DFT techniques implemented in silicon that provide maximum defect and parametric device coverage – SCAN, MEMBIST, SerDes and other functional tests

Skilled in control interfaces – I2C, I3C, SPI, MDIO, JTAG etc

Expertise in production test of high speed SerDes operating at 16Gbps and higher

Experience with micro-controller and FPGA designs

Skilled in ATE programming, silicon/ATE bring-up, bench-ATE correlation and debug

Experience with lab equipment including protocol analyzers, oscilloscopes, RF SA, VNA, and ICE

Experience with using Advantest 93k ATE, Teradyne UltraFlex/J750 platforms

Proficiency in, at least, one modern programming language such as C/C++, Python

Professional attitude with ability to execute on multiple tasks with minimal supervision

Strong team player with good communication skills to work alongside a team of high caliber engineers

Entrepreneurial, open-mind behavior and can-do attitude

Fluent in data processing using high level programming languages

Familiarity with modern databases