SENIOR DIGITAL / RTL DESIGN ENGINEER (M/F/D) jobs in United States
cer-icon
Apply on Employer Site
company-logo

EXTOLL GmbH · 2 months ago

SENIOR DIGITAL / RTL DESIGN ENGINEER (M/F/D)

EXTOLL GmbH is a leader in state-of-the-art High-Speed Serializer-Deserializer (SerDes) IP and interconnect technologies for semiconductor chips. The Senior Digital / RTL Design Engineer will be part of the system design team, responsible for delivering high quality and performing results for various network solutions and protocols, from specification to implemented netlist.

Hardware
check
H1B Sponsorednote

Responsibilities

Analyze and understand complex design specifications or industry standards, and translate them into microarchitecture specifications, including formulating requirements
Develop and maintain complex digital IPs at the RTL level based on microarchitecture specifications. Including ownership of IP blocks or sub-blocks
Support those digital IP blocks from their inception through design and verification to tape out and bring up
Understand and debug identified errors together with the functional verification team
Create or support creation of internal as well as customer-facing product specification documentation
Closely work together with other teams, such as the architecture, verification, backend, and firmware teams
Participate in cross-functional groups to support a successful and on-time product release

Qualification

HDL DesignSystemVerilogCadence XCELIUMFunctional Verification (UVM)Communication ProtocolsScripting (Python)Problem-solvingCommunication SkillsHands-on Mentality

Required

B.S./M.S. degree on Electrical Engineering, Physics, Computer Engineering, Information Technology or related subject with emphasis on hardware design
A minimum of 5 years work experience, including internships
Experience in HDL design, preferrably using SystemVerilog
Experience in working with Cadence XCELIUM, or a comparable simulator
Basic knowledge of timing constraints and synthesis is a plus
Knowledge of functional verification (UVM) and SystemVerilog assertions is a plus
Knowledge about communication principles (such as line codes, retry protocols, CRC, FEC) and experience with different protocols (like UCIe, PCIe, Ethernet, AMBA AXI, or CHI) is a plus
Experience in scripting (e.g. Python) for automation tasks is a plus
Hands-on-mentality and problem-solving capability
Good written and oral communication skills in English is required

Preferred

German language would be a plus

Benefits

Flexibility, so that you can balance your private life and your job through attractive flextime arrangements, over-average vacation per year, working time account as well as the possibility of mobile working (hybrid work) or remote work.
You will receive an above-average salary based on your qualifications.
You will have a crisis-proof job with a financially strong company.
With the right commitment, you can make a career with us, because we have your further development, training and success in mind.
We offer employee events and the opportunity for regular exchange.
You can combine vacation with work in terms of “workation” for up to six weeks per year in another country.
We are a company where a good work atmosphere, appreciation, cooperation, trust and mutual support are lived and true values (btw: there is also a football table, gaming events, tournaments and free drinks #smile).

Company

EXTOLL GmbH

twittertwitter
company-logo
WE UNLEASH THE CHIPLET AGE ! EXTOLL, a leading supplier of high-speed and ultra-low power SerDes and Chiplet connectivity, designs and develops semiconductor IP with smallest footprints and highest PPAs in the industry, serving the worldwide market of ASIC, SoC- and Chiplet-Makers in various segments.

Funding

Current Stage
Early Stage
Total Funding
unknown
Key Investors
HTGF (High-Tech Gruenderfonds)
2012-11-02Seed
Company data provided by crunchbase