Apply on Employer Site

AMD · 1 day ago

Lead Formal Verification Engineer

Austin, TX

Full-time

Onsite

Lead/Staff

$171K/yr - $257K/yr

AMD is a company focused on building innovative products that enhance computing experiences across various domains. They are seeking a Lead Formal Verification Engineer to drive cutting-edge verification techniques for graphics IP design, collaborating with multiple teams to define and expand the formal verification roadmap and methodology.

Artificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor

Growth Opportunities

No H1B

Responsibilities

Define long-term strategy for formal verification expansion and steer the technical roadmap

Develop cutting-edge formal verification methodology to cover the whole graphics design, including both datapath and control logic. Scale formal verification to big and critical design for bug-free quality. Expand formal verification adoption to the whole IP development life cycle. Resolve challenging convergence issue through world class formal verification techniques like induction, reduction, abstraction, etc

Define and drive the best-in-class formal verification infrastructure to improve formal verification productivity. Enable more verification engineers to adopt this advanced verification technology without deep formal verification knowledge

Lead the research group for emerging formal verification domains like security, safety, low power, architect level formal verification, etc. Explore the feasibility of formalizing ISA and memory model for GFXIP design

Stay informed of latest trends and innovations in formal verification. Develop technical relationship with broader AMD Design community and peers. Drive cross-department innovation and collaboration inside AMD

Qualification

Formal verification techniquesSystem Verilog assertionFormal verification toolsComputer architecture knowledgeGraphics pipeline knowledgeLeadership skillsEffective communicationCollaboration skills

Required

Demonstrated rich experience in formal verification techniques for complicated modern processors(CPU, GPU, AI processor, etc.)

Possess leadership skills to influence and drive the whole formal verification team in GFXIP

Able to communicate effectively and work optimally with different teams across the organization

Define long-term strategy for formal verification expansion and steer the technical roadmap

Develop cutting-edge formal verification methodology to cover the whole graphics design, including both datapath and control logic

Scale formal verification to big and critical design for bug-free quality

Expand formal verification adoption to the whole IP development life cycle

Resolve challenging convergence issue through world class formal verification techniques like induction, reduction, abstraction, etc

Define and drive the best-in-class formal verification infrastructure to improve formal verification productivity

Enable more verification engineers to adopt this advanced verification technology without deep formal verification knowledge

Lead the research group for emerging formal verification domains like security, safety, low power, architect level formal verification, etc

Explore the feasibility of formalizing ISA and memory model for GFXIP design

Stay informed of latest trends and innovations in formal verification

Develop technical relationship with broader AMD Design community and peers

Drive cross-department innovation and collaboration inside AMD

Preferred

In-depth knowledge in formal verification algorithms, engines and use cases

Proven expertise in system Verilog assertion and abstract model development

Expert user of formal verification tool from both academy and EDA vendors(JasperGold, VC formal, Murphi, theorem prover)

Proven track record of delivering high quality verification under tight schedule for modern, large scale processor design like CPU, GPU or AI processor. Comprehensive knowledge of computer architecture and graphics pipeline

Proven expertise in developing formal verification infrastructure for FPV, DPV, SEV and other use cases is strongly preferred

Master or PhD degree in Computer Science/ Computer Engineering/ Electrical Engineering preferred