Senior Staff FPGA/Firmware Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 2 days ago

Senior Staff FPGA/Firmware Design Engineer

Marvell Technology is a leading provider of semiconductor solutions that are fundamental to data infrastructure. They are seeking a Senior Staff FPGA/Firmware Design Engineer to design and architect FPGA and firmware development for on-board subsystems, participating in hardware development and testing activities.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
badNo H1BnoteU.S. Citizen Onlynote

Responsibilities

Architect and develop FPGA logic
Integrate common code blocks into designs
Simulate FPGA design solutions
Achieve timing closure on FPGA designs
Validate FPGA designs
Debug board problems with a focus on FPGA debug levels
Collaborate with internal firmware/software teams on implementing system level diagnostics
Bring up and test prototypes
Develop and implement test plans
Perform and lead Lab debug of HW/FPGA problems
Contribute to formal design processes, including requirements management and documentation

Qualification

FPGA architectureVerilogFPGA design toolsSystem VerilogVHDLSimulation toolsHigh-speed design methodologiesDigital design principlesCAD design toolsConstraint driven designScriptingCommunication skillsLeadership skillsTeam collaboration

Required

Bachelor CE/EE degree (MS preferred) in Electrical Engineering, with 5+ years of experience in data communication systems or similar field
Proficiency in FPGA architecture, design, modelling, simulation, and verification
Expertise in Verilog
System Verilog a plus and VHDL a plus
Proficiency with FPGA design tools such as Vivado
Experience with Simulation/Verification tools
Experience with serial I2C/I3C/SPI/MDIO/PMBUS/etc communication bus
Experience with parallel interface (APB, AXI)
Strong knowledge and application of high-speed design methodologies for FPGA logic
Solid understanding of digital design principles and synchronous design techniques
Experience with Logic level interface of service processors
Proficient in the complete flow of CAD design tools such as Cadence, Concept, Allegro
Proficient in constraint driven design methodologies
Working knowledge of circuit design and layout techniques, including analog, digital, programmable logic, and microcontroller technologies
Strong working knowledge of Windows environment and scripting using shell scripts, TCL, Python, etc
Experience working as a team with other FPGA designers
Excellent communication and leadership skills

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Company

Marvell Technology

company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin
Company data provided by crunchbase