Digital Verification Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Broadcom · 2 weeks ago

Digital Verification Engineer

Broadcom is looking for a senior level Digital Design Verification engineer. In this highly visible role, you will be working on ASIC for data center connectivity applications.

MobileSemiconductorWireless
check
H1B Sponsor Likelynote

Responsibilities

Working on ASIC for data center connectivity applications
Hands on experience in SV UVM, SV RNM and verification coverage matrix
Prior experience in processor verification
Familiarity with SPI, I2C and AMBA interfaces
Familiarity with writing regression tests, developing checker, writing assertions and developing metric driven verification plan
Prior experience in setting up and maintaining regressions using Verisium Manager
Familiarity with analog mixed-signal building blocks such as ADCs, DACs, PLLs and SerDes
Familiarity with generating randomized vectors for analog and digital behavioral model verification
Hands-on knowledge of standard industry EDA tools - Synopsys/Cadence
Experienced with GLS with & without parasitic annotated simulations
Prior experience in generating UVM RAL model
Prior experience in verification of the DFT design, architecture, and microarchitecture
Proficient with scripting languages like PERL, Python etc

Qualification

Digital design verificationSV UVMProcessor verificationEDA toolsRegression testsScripting languagesCommunication skillsTeam playerTime management

Required

MS or PhD in Electrical Engineering or Computer Engineering with 10+ years of experience in digital design verification
Hands on experience in SV UVM, SV RNM and verification coverage matrix
Prior experience in processor verification
Familiarity with SPI, I2C and AMBA interfaces
Familiarity with writing regression tests, developing checker, writing assertions and developing metric driven verification plan
Prior experience in setting up and maintaining regressions using Verisium Manager
Familiarity with analog mixed-signal building blocks such as ADCs, DACs, PLLs and SerDes
Familiarity with generating randomized vectors for analog and digital behavioral model verification
Hands-on knowledge of standard industry EDA tools - Synopsys/Cadence
Experienced with GLS with & without parasitic annotated simulations
Prior experience in generating UVM RAL model
Prior experience in verification of the DFT design, architecture, and microarchitecture
Proficient with scripting languages like PERL, Python etc
Self-starter and a team player

Preferred

Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels
Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results
Excellent time and task management, and interpersonal skills

Benefits

Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time

Company

Broadcom

company-logo
Broadcom is a designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.

H1B Sponsorship

Broadcom has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (92)
2024 (77)
2023 (79)
2022 (112)
2021 (110)
2020 (89)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-10-31Post Ipo Equity
2015-05-28Acquired
1998-04-17IPO

Leadership Team

leader-logo
Greg Singh
CTO for APJ, Enterprise Security Group
linkedin
leader-logo
Kirsten Spears
CFO and CAO, Broadcom
linkedin
Company data provided by crunchbase