IC Layout designer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Avicena Tech · 2 weeks ago

IC Layout designer

Avicena Tech is a privately held company developing innovative microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. The IC Layout Designer will be responsible for delivering the entire chip layout, managing Tapeout and physical verification, and collaborating closely with design engineers to ensure optimal circuit performance.

ElectronicsIndustrial ManufacturingManufacturingSemiconductor
check
H1B Sponsor Likelynote

Responsibilities

Delivering the entire chip layout to the committed timeframe and within the required design requirements
Being responsible for the entire chip Tapeout and physical verification
Complete layout and verification of analogue and mixed-signal designs using industry-standard CAD tools
Be responsible for floor planning, custom layout and verifying against design rules
Work closely with design engineers to achieve optimal circuit performance and produce high-quality layout designs
Ability to solve layout design problems and provide innovative solutions
Contribute to complex IC development projects and prepare documents for knowledge sharing
Proven record of completing tasks on time or ahead of schedule while maintaining quality

Qualification

Mixed signal CMOS IC layoutCadence VirtuosoFINFET processAnalogue circuit layoutEM & IR AnalysisDRCLVSERC verificationDesign management techniquesFoundry command deck knowledge

Required

Minimum of 10 years of relevant mask design/layout experience in mixed signal CMOS IC layout design at block & chip top level, including chip floor planning and integration
Must have experience in handling full chip layout and integration using state-of-the-art IC layout tools like Cadence Virtuoso
Must have experience with FINFET process
Must have a deep understanding of analogue circuit layout concepts in submicron CMOS technologies, device matching, shielding, etc
Experience with EM & IR Analysis and fixing for the layout closure
Experience in DRC, LVS, ERC, Antenna, and post layout extraction using Pegasus/Calibre verification tools
Knowledge of foundry command deck, PDK, fabrication & mask process
Must have design management techniques to ensure quality and deliver on schedule

Company

Avicena Tech

twittertwittertwitter
company-logo
Avicena Tech manufactures ultra-dense, ultra-low power petabit per second optical chip interconnects.

H1B Sponsorship

Avicena Tech has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (1)
2023 (1)

Funding

Current Stage
Growth Stage
Total Funding
$97.96M
Key Investors
Tiger Global ManagementNational Science Foundation
2025-05-14Series B· $65M
2022-08-02Series A· $25M
2021-02-01Grant· $0.26M

Leadership Team

leader-logo
Bardia Pezeshki
Founder, CEO, CTO
linkedin
leader-logo
Chris Pfistner
VP, Sales & Marketing
linkedin
Company data provided by crunchbase