Principal Engineer - Silicon Packaging Architect jobs in United States
cer-icon
Apply on Employer Site
company-logo

Intel Corporation · 1 month ago

Principal Engineer - Silicon Packaging Architect

Intel Corporation is seeking a Silicon Packaging Architect within its Central Engineering Group, responsible for bridging silicon design and advanced packaging. The role focuses on delivering high-performance, cost-effective solutions for next-generation SOCs and DDR PHY interfaces, involving collaboration with technical experts and hands-on simulations.

Semiconductors
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Lead the co-design of silicon and package, focusing on DDR PHY and mixed signal IP integration for server SOCs
Design bump maps, floor plans, and manage area constraints for PHYs, collaborating closely with packaging technical experts
Conduct hands-on package extractions and simulations (signal integrity, power integrity) to assess package trace and electrical impacts, and perform risk assessments for bump-out strategies
Finalize bump-out, floor plan, and area decisions at the end of tech readiness phases
Interface with packaging teams on advanced technologies (e.g., C4 bumps, micro bumps, EMIB, hybrid bonding as needed)
Focus on design, development, and architecture, not process or materials engineering

Qualification

Silicon designPackaging co-designDDR PHY developmentBump mappingFloor planningRisk assessmentAdvanced packaging technologiesCollaboration skills

Required

Experience in both silicon design (preferably mixed signal/analog) and packaging co-design
Background in DDR, SOC, or similar high-speed interface development
Hands-on expertise with bump mapping, floor planning, and packaging constraints
Proven ability to collaborate across silicon and packaging teams, including risk assessment and simulation
Familiarity with advanced packaging technologies (hybrid bonding, EMIB, etc.) is a plus but not required
Individual contributor or principal engineer level preferred; management experience is not required
Experience at leading companies in advanced packaging and PHY design (e.g., Apple, Broadcom, Qualcomm, Micron, AMD, Nvidia)
Bachelors in electrical engineering, chemical engineering, mechanical engineering, material science or similar field (Master's or Ph.D. preferred)
10+ years in silicon and packaging co-design

Benefits

Competitive pay
Stock
Bonuses
Health
Retirement
Vacation

Company

Intel Corporation

company-logo
Our mission is to shape the future of technology to help create a better future for the entire world, that’s the power of Intel Inside.

H1B Sponsorship

Intel Corporation has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (2793)
2024 (3717)
2023 (3576)
2022 (4811)
2021 (3359)
2020 (1174)

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Brea Watts, MFA
Communications Manager, CEO
linkedin
leader-logo
Carol Bartz
CEO
linkedin
Company data provided by crunchbase