Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 2 weeks ago

Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test

positionSanta Clara, CA
timeFull-time
remoteOnsite
senioritySenior Level, Lead/Staff
money$121K/yr - $182K/yr
date3+ years exp

Marvell Technology is a leading provider of semiconductor solutions that are critical to data infrastructure. The Senior Staff Hardware Design Engineer will be responsible for hardware development and testing for on-board subsystems, collaborating with various engineering teams and contributing to the design of printed circuit boards for innovative chip applications.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Create and review schematics and PCB layout and provide design constraints to layout
Evaluate and select new components such as power supplies, power FETs, low jitter Clocks, logic IC, etc
Create spice simulation test benches for power and control circuits
Collaborate with internal firmware/software teams on implementing board level and Chip diagnostics using Python
Lab bring up and board level test/debug on new PCB hardware
FPGA designs using Verilog

Qualification

Board level circuit designPCB layout designSpice simulationPython programmingOrCad CaptureCadence AllegroSignal integrityPower integrityLab test equipmentFPGA designVerilogCommunication skills

Required

Bachelor CE/EE degree (MS preferred) in Electrical Engineering, with 3+ years of experience in data communication systems or similar field
Must have experience in board level circuit design, simulation and hands-on test and board bringup
Proficiency in OrCad Capture, Cadence Allegro, Python environments
Strong Knowledge in signal and power integrity for high speed PCB designs for network applications
Understanding of the PCB fab and assembly processes for engineering protos
Proficiency with lab test equipment (Scopes, VNA, TDR)
Ability to communicate well and work closely and cross-functionally with engineering groups in resolving issues

Preferred

knowledge in FPGA and Verilog a plus

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Company

Marvell Technology

twittertwittertwitter
Glassdoor4.2
company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.
dateFounded in 1995
location
Santa Clara, California, USA
people-size5001-10000 employees
web-link
https://www.marvell.com/

H1B Sponsorship

Marvell Technology has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (242)
2024 (186)
2023 (154)
2022 (210)
2021 (210)
2020 (165)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin

Recent News

Inside HPC & AI News | High-Performance Computing & Artificial Intelligence
Marvell to Acquire XConn for AI Data Center Connectivity
2026-01-09
Tech Startups - Tech News, Tech Trends & Startup Funding
Morgan Stanley seeks SEC approval to become first major U.S. bank to launch crypto price ETFs
2026-01-07
Benzinga.com
Marvell CEO Says AI Bookings Are 'On Fire' — Analyst Sees Massive Upside
2026-01-07
Company data provided by crunchbase