This job has closed.

Marvell Technology · 3 weeks ago

Analog IC Design Engineer, Senior Staff

Santa Clara, CA

Full-time

Onsite

Senior Level, Lead/Staff

$140K/yr - $210K/yr

3+ years exp

Marvell Technology is a leading semiconductor solutions provider that connects the world through its innovative technology. The Senior Staff Analog IC Design Engineer will work with multi-functional teams to deliver high-speed transceiver products, define specifications, drive schematic design, and ensure designs are brought into volume production.

DSPInternet of ThingsManufacturingSemiconductorWireless

Growth Opportunities

No H1B

U.S. Citizen Only

Responsibilities

You will be working with multi-functional teams to deliver high-speed transceiver products

You will define specifications based on link budget, behavioral modeling, and transistor-level feasibility

You will also drive schematic design and collaborate on mask design for implementation

And finally, with the team, you will drive designs into volume production and delight customers

Qualification

Analog mixed-signal designHigh-speed transceiversAMS IC developmentPLL designVerilogA/AMS modelingLab testingData analysisTeam collaborationCommunication skills

Required

Bachelor's degree in Electrical Engineering or related fields and 5-10 years of related professional experience

Master's degree and/or PhD in Electrical Engineering or related fields and 3-5 years of experience

The ideal candidate will have a deep understanding of analog mixed-signal design with experience in high-speed transceivers

Solid understanding and experience of designing analog mixed-signal circuit blocks including PLL, phase interpolator, low jitter clock distribution, bandgap, biasing circuits, LDO regulators, amplifiers, comparators, high-speed DACs and ADCs, filters

In-depth knowledge of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques

Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization