PCIe/CXL Architect jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 2 weeks ago

PCIe/CXL Architect

Marvell Technology is a leading provider of semiconductor solutions that connect the world through data infrastructure. In this role, you will define the micro-architecture of PCIe/CXL subsystems, collaborate with cross-functional teams, and develop specifications to ensure high-quality hardware for major tech customers.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Define the micro-architecture of PCIe/CXL subsystems for our customers
Work closely with the architecture, floor planning, backend, verification, DFT, STA teams, and other cross-functional teams to produce the highest quality hardware
Develop and write micro-architectural specifications of the design
Implement designs using good RTL coding and low power techniques
Collaborate with the backend team to close on synthesis, place and route, and timing signoff
Collaborate with the verification team on pre-silicon verification tasks such as reviewing test plans, coverage closure, and full-chip simulation debug
Plan, scope, and time tasks with the project manager
Work with post post-silicon group to resolve any lab issues and successfully bring up silicon
Collaborate with the software team to ensure customer use cases requirements are met

Qualification

PCIe/CXL architectureMicro architecture designSystem Verilog RTL codingHigh-speed design implementationSynthesisTiming closureScripting languagesCollaboration skillsProject managementProblem-solving skills

Required

Bachelor's degree in computer science, Electrical Engineering, or related fields, and 15+ years of related professional experience
Or a Master's degree in computer science, Electrical Engineering, or related fields with 12+ years of experience
Or a PhD in Computer Science, Electrical Engineering, or related fields with 10+ years of experience
Expertise in PCIe/CXL architecture
Expertise in micro architecture and translating requirements into design
Expertise in interacting with 3rd party IP vendors and customers
Expertise in System Verilog RTL coding techniques
Familiar with modern PCIe and SoC architectures and various interface technologies such as AXI, CXL, IDE, TDISP, ATS, LTSSM, VDM, and MSI-X
RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification
Experience in implementation/timing closure for high-speed design
Hands-on experience for all aspects of the chip-development process, with proficiency in front-end design tools and methodologies

Preferred

Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable

Benefits

Employee stock purchase plan with a 2-year look back
Family support programs to help balance work and home life
Robust mental health resources to prioritize emotional well-being
Recognition and service awards to celebrate contributions and milestones

Company

Marvell Technology

company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.

H1B Sponsorship

Marvell Technology has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (242)
2024 (186)
2023 (154)
2022 (210)
2021 (210)
2020 (165)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin
Company data provided by crunchbase