Apply on Employer Site

Eridu · 1 month ago

RTL Engineer, PCIe

Saratoga, CA

Full-time

Onsite

Senior Level, Lead/Staff

$210K/yr - $275K/yr

15+ years exp

Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. The RTL Engineer will provide technical leadership for PCIe microarchitecture and RTL execution, ensuring robust design and collaborating with various teams to achieve performance and power objectives.

AI InfrastructureArtificial Intelligence (AI)Machine LearningSemiconductor

H1B Sponsor Likely

Responsibilities

Provide technical leadership for PCIe microarchitecture and RTL execution, ensuring robust design and adherence to performance, power, and area goals

Develop high-performance PCIe buffering, schedulers, and protocol engines

Own RTL development, including coding, documentation, code reviews, lint/CDC readiness, and block-level debug

Collaborate with Verification to define test plans, PCIe VIP usage, coverage goals, and debug complex protocol behaviors

Collaborate with Physical Design for timing closure in synthesis and place-and-route

Support post-silicon PCIe bring-up and validation focused on protocol correctness, link behavior, and subsystem performance

Collaborate with system and chip architects to ensure PCIe subsystem behavior aligns with chip-level bandwidth, latency, and power objectives

Partner with Architecture, DV, and Physical Design teams to achieve power, performance, and timing closure targets

Qualification

PCIe design experienceRTL design skillsASIC design flowSerDes behavior knowledgePerformance tuningAnalytical skillsProblem-solving skillsCommunication skills

Required

MSEE with 15+ years of ASIC/SoC RTL design experience

Proven success designing PCIe controller or PCIe protocol logic (Gen4/Gen5/Gen6)

Deep knowledge of PCIe LTSSM, TLP/FLIT pipelines, flow control, ordering rules, error mechanisms, and performance tuning

Strong RTL design skills with experience in multi-clock domains, timing closure, datapath optimization, and hardware/firmware partitioning

Familiarity with SerDes behavior (equalization, training sequences) as required for correct PCIe protocol implementation

Familiarity with full ASIC design flow (DFT, synthesis, timing, and physical implementation considerations)

Excellent analytical, problem-solving, and communication skills, with the ability to drive cross-functional technical execution

Company

Eridu

Eridu is a Silicon Valley startup focused on accelerating the performance of large AI models.

Founded in 2023

Saratoga, California, USA

51-200 employees

https://eridu.ai

H1B Sponsorship

Eridu has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Represents job field similar to this job

Trends of Total Sponsorships

2025 (3)

Funding

Current Stage

Growth Stage

Leadership Team

Drew Perkins

Chief Executive Officer

Omar Hassen

Co-founder and Chief Product Officer

Company data provided by crunchbase