Broadcom · 1 month ago
ASIC Chip Lead
USA-CA San Jose Innovation Drive
Full-time
Onsite
Lead/Staff
$141K/yr - $226K/yr
10+ years expBroadcom is seeking a highly experienced and accomplished Principal ASIC Chip Lead to lead the development of cutting-edge System-on-Chip (SoC) solutions. This key role requires a deep, end-to-end understanding of the entire ASIC architecture, design, and verification flow—from initial concept and RTL development through GDSII tape-out and into mass production.
MobileSemiconductorWireless
Responsibilities
Manage cross-functional project teams while interfacing directly with a tier-1 customer. Must have soft skills to manage and diffuse high stakes
Work with architecture team to define micro-architecture for various design blocks & subsequently Verilog RTL development
Run various frontend tools to check for linting, clock domain crossing, Low Power design, and checks using UPF/CPF flow
Work with verification team to collaborate on test plan, coverage plan, and coverage closure
Work with physical design team on design constraints and timing closure
Work with firmware and systems team and help with bring-up on FPGA and Silicon platforms
Work with operations team to bring silicon into mass production
Willing to learn new areas and flexible in taking on any of the above tasks to help meet project goals
Qualification
Required
BSEE with 12+ years of experience or MSEE with 10+ YEARS experience in Microarchitecture & RTL Design
Detailed understanding of RTL design, logic synthesis, static timing analysis, design verification, clock domain crossing, and low power design techniques
Strong Logic Design & RTL Design Skills using Verilog HDL
Excellent written and verbal communication skills
Ability to understand engineering and microarchitecture specifications
Knowledge and experience of ARM-based SoC, DSP-based design, understanding of analog interfaces and designs is a definite advantage
Experience with peripherals such as I2C, SPI, SPMI, UART, Asynchronous interface designs, Digital Signal Processing, Memory Controllers, peripherals, and interconnect protocols such as AHB, AXI, etc
Experience with Low Power Design & design verification techniques, Multiple Power domains, UPF/CPF understanding and usage
Good knowledge of EDA tools
Willingness to work on any design tools/flow/methodologies, including Design-Verification as needed during project development and not strictly limited to RTL design work
Preferred
Solid understanding of communication basics
Experience with implementation of arithmetic hardware (fixed point, floating point, transcendental operations)
Familiar with signal processing and numerical analysis tools like MATLAB
Experience and understanding of DSP Designs using MATLAB/Simulink is a definite advantage, but not limited to DSP designs
Able to work in a lab with logic analyzers and oscilloscopes during Silicon/FPGA bring up
Experience with C/C++ and Scripting languages (Perl/Tcl)
Benefits
Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Company
Broadcom
Broadcom is a designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.
10001+ employees
H1B Sponsorship
Broadcom has a track record of offering H1B sponsorships. Please note that this does not
guarantee sponsorship for this specific role. Below presents additional info for your
reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (92)
2024 (77)
2023 (79)
2022 (112)
2021 (110)
2020 (89)
Funding
Current Stage
Public CompanyTotal Funding
unknown2017-10-31Post Ipo Equity
2015-05-28Acquired
1998-04-17IPO
Leadership Team
Greg Singh
CTO for APJ, Enterprise Security Group
Kirsten Spears
CFO and CAO, Broadcom
Recent News
2026-01-20
2026-01-20
Company data provided by crunchbase