Apply on Employer Site

AMD · 1 day ago

Product Development Engineer

San Jose, CA

Full-time

Onsite

Mid Level

$125K/yr - $188K/yr

AMD is a company focused on building products that enhance next-generation computing experiences in various domains, including AI and data centers. They are looking for a Product Development Engineer responsible for developing characterization and silicon validation plans for high-speed transceivers, analyzing data, and driving cross-functional teams to improve productivity and effectiveness.

Artificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor

Growth Opportunities

No H1B

Responsibilities

Develops characterization and silicon validation plans for high speed transceivers

Defines methodologies for characterization and silicon validation of high speed serial systems

Characterize high speed SERDES with automated flows

Data analysis and create characterization reports

Correlation of pre-silicon results with silicon measurements

Drives direct and cross-functional teams to expand capability, productivity and effectiveness to deliver improvements in cost, quality and manufacturability

Qualification

Characterization of high speed transceiversTransceiver electrical compliance testingFPGASOC ArchitecturesData analysisProtocol testingVerilogPythonPerlTCLAnalytical skillsDebugging skillsPCB schematicProblem-solving skills

Required

Develops characterization and silicon validation plans for high speed transceivers

Defines methodologies for characterization and silicon validation of high speed serial systems

Characterize high speed SERDES with automated flows

Data analysis and create characterization reports

Correlation of pre-silicon results with silicon measurements

Drives direct and cross-functional teams to expand capability, productivity and effectiveness to deliver improvements in cost, quality and manufacturability

BSEE/MSEE with extensive experience in product characterization or validation field

Preferred

Experience in characterizing PLL, CDR, TX/RX analog front-end

PLL phase noise measurement, transmitter output jitter measurement, receiver jitter tolerance measurement

Hands on experience in laboratory environment, using lab equipment such as sampling oscilloscope, high performance BERT, logic analyzers, spectrum analyzers, BERT scopes, function/pulse generator

Experience in transceiver electrical compliance testing (PCIE, IEEE 802.3, OIF-CEI)

Experience in using automated methodologies to maximize use of equipment

Experience working with FPGA and/or SOC Architectures

Understanding of PCB schematic and layout

Strong analytical, problem-solving and debugging skills

Experience in protocol testing (PCIE, SATA, SGMII, 100GBASE-X)

Skills: Verilog, Python, Perl, TCL