Apply on Employer Site

AMD · 1 week ago

Physical Design PPA

Austin, TX

Full-time

Onsite

Mid, Senior Level

$171K/yr - $257K/yr

AMD is a leading company focused on building innovative products that enhance computing experiences across various domains. The Physical Design PPA role involves defining methodologies for timing, power, and clocking for high-performance chips, collaborating across divisions to optimize physical design processes.

AI InfrastructureArtificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor

Growth Opportunities

No H1B

Responsibilities

Drive PVT corners/ frequency targets while considering various product performance modes and guard bands

Drive IP physical implementation recipes from synthesis to route to achieve the best performance/watt

RTL (architecture) and PD co-development to identify bottlenecks

Drive budgeting, measurement, analysis and tracking of power-consumption

Establish global methodologies and best-known physical implementation recipes for optimal performance/watt across library/flow/Synthesis/P&R environment

Drive best practices for global/local clock distribution methodologies including skew/power/jitter trade-off’s

Create guidelines on clocking/timing/power sign-off methodologies

Qualification

Power efficiency designHigh-frequency computingPhysical design methodologyPower-analysis toolsScripting languagesData analysisAttention to detailCollaborationProblem-solving

Required

Drive PVT corners/ frequency targets while considering various product performance modes and guard bands

Drive IP physical implementation recipes from synthesis to route to achieve the best performance/watt

RTL (architecture) and PD co-development to identify bottlenecks

Drive budgeting, measurement, analysis and tracking of power-consumption

Establish global methodologies and best-known physical implementation recipes for optimal performance/watt across library/flow/Synthesis/P&R environment

Drive best practices for global/local clock distribution methodologies including skew/power/jitter trade-off's

Create guidelines on clocking/timing/power sign-off methodologies

Excellent attention to detail

Passion and curiosity to resolve complex issues while achieving amazing results