Senior Design Verification Engineer – Power-Aware Verification (San Diego/Santa Clara) jobs in United States
cer-icon
Apply on Employer Site
company-logo

Qualcomm · 5 hours ago

Senior Design Verification Engineer – Power-Aware Verification (San Diego/Santa Clara)

Qualcomm Technologies, Inc. is a leader in low-power, high-performance video and computer vision technologies. They are seeking a seasoned Design Verification Engineer with deep expertise in Power-Aware Verification to ensure next-generation IP blocks meet high standards of functionality and efficiency.

Artificial Intelligence (AI)Generative AISoftwareTelecommunicationsWireless
check
Comp. & Benefits
check
H1B Sponsor Likelynote

Responsibilities

Architect and implement SystemVerilog/UVM testbenches for complex video and computer vision IP blocks
Develop and validate power-aware testbenches using UPF, ensuring low-power design intent is accurately captured and verified
Write and maintain UVM sequences for functional and power-aware scenarios
Execute power-aware simulations, gate-level simulations, and formal verification
Collaborate cross-functionally with RTL, DFT, PD, and firmware teams to ensure full verification coverage
Debug and resolve issues across simulation and post-silicon environments
Automate regression environments using Python, Perl, or similar scripting languages
Drive KPIs related to system performance, area, and power metrics
Lead technical challenges and mentor junior engineers

Qualification

Power-Aware VerificationSystemVerilog/UVMUnified Power Format (UPF)C++/PythonComputer VisionTechnical LeadershipCross-Functional Collaboration

Required

Bachelor's degree in Computer/Electrical Engineering, Computer Science, or related field with 10+ years of relevant experience OR
Master's degree with 7+ years of experience OR
PhD with 5+ years of experience
Architect and implement SystemVerilog/UVM testbenches for complex video and computer vision IP blocks
Develop and validate power-aware testbenches using UPF, ensuring low-power design intent is accurately captured and verified
Write and maintain UVM sequences for functional and power-aware scenarios
Execute power-aware simulations, gate-level simulations, and formal verification
Collaborate cross-functionally with RTL, DFT, PD, and firmware teams to ensure full verification coverage
Debug and resolve issues across simulation and post-silicon environments
Automate regression environments using Python, Perl, or similar scripting languages
Drive KPIs related to system performance, area, and power metrics
Lead technical challenges and mentor junior engineers

Preferred

Strong expertise in Unified Power Format (UPF) and power-aware verification methodologies
Proven track record of successful tapeouts and post-silicon debug
Proficiency in C++/Python for firmware interaction and test content generation
Background in computer vision, multimedia, or video processing hardware
Experience working in large matrixed organizations and interacting with senior leadership
Demonstrated technical leadership in cross-functional teams

Benefits

Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package

Company

Qualcomm

company-logo
Qualcomm designs wireless technologies and semiconductors that power connectivity, communication, and smart devices.

H1B Sponsorship

Qualcomm has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (2013)
2024 (1910)
2023 (3216)
2022 (2885)
2021 (2104)
2020 (1181)

Funding

Current Stage
Public Company
Total Funding
$3.5M
1991-12-20IPO
1988-01-01Undisclosed· $3.5M

Leadership Team

leader-logo
Cristiano Amon
President and Chief Executive Officer
linkedin
I
Isaac Eteminan
CEO
linkedin
Company data provided by crunchbase