FE Design Verification Engineer (FE Infra) jobs in United States
cer-icon
Apply on Employer Site
company-logo

Samsung Semiconductor · 4 hours ago

FE Design Verification Engineer (FE Infra)

Samsung Semiconductor is a world leader in advanced semiconductor technology, seeking a highly skilled Sr. Front-End Design Verification Engineer to join their FE Infrastructure team. The role involves designing and improving verification flows, managing regression systems, and collaborating with vendors to ensure high-quality support for verification processes.

Semiconductor
check
H1B Sponsor Likelynote

Responsibilities

You design, support, and continuously improve highly complex, scalable, and efficient Verification flows, with a focus on ensuring robustness and efficiency
You collaborate with verification teams on advanced flow-based regression tools and maintain them by providing consistent support and updates to meet evolving project demands
You own regression management systems, including flow-based regression support, proactively managing regression triage, interactive user requirements, and troubleshooting issues to ensure unified project continuity
You ensure compatibility across platforms and resolve any tool-specific issues in support of FE verification workflows
You regularly liaise with Synopsys vendors and other EDA partners to coordinate tool support, resolve escalated issues, and stay updated on new developments to ensure high-quality support for verification processes
You act as the point of contact for VCS Synopsys issues, providing in-depth debugging, troubleshooting, and solutions to complex problems
You debug and resolve complex coverage-related issues, including regression fail triaging and flow stability, while supporting end-to-end coverage analysis workflows to ensure accurate data insights for coverage closure
You successfully deploy and maintain tools for RTL architecture, ensuring seamless integration with FE verification flows and addressing any support requirements
You provide guidance on RTL architectural workflows and deployment best practices

Qualification

FE Design VerificationRegression ManagementRTL ArchitectureSynopsys VCSEDA Vendor InteractionVersion Control SystemsAnalytical SkillsCommunication SkillsProblem-SolvingAttention to Detail

Required

15+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 13+ years of experience with a Master's Degree, or 11+ years of experience with a PhD
Proven experience in designing, maintaining, and troubleshooting FE Design Verification flows and CAD infrastructure for large-scale, high-performance projects
Expertise in flow-based regression management, with strong analytical skills in debugging regression and coverage issues
Strong understanding of industry-standard tools including Synopsys VCS, IES, and RTL architecture tools
Experience working directly with EDA vendors to resolve issues and improve tool performance
Advanced knowledge of version control systems, particularly Git, Perforce, and Git-P4 interfaces, with an ability to support and streamline versioning workflows
Excellent communication skills, with the ability to work independently and as part of a team, utilizing a proactive approach to problem-solving and a strong attention to detail

Benefits

Medical
Dental
Vision
Life insurance
401(k)
Free onsite lunch
Employee purchase program
Tuition assistance (after 6 months)
Paid time off
Student loan program
Wellness incentives
MBO bonus compensation
Long term incentive plan
Relocation

Company

Samsung Semiconductor

twittertwittertwitter
company-logo
Samsung Semiconductor, Inc. (SSI) is a multi-billion dollar wide range of industry-leading semiconductor solutions.

H1B Sponsorship

Samsung Semiconductor has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (130)
2024 (110)
2023 (153)
2022 (134)
2021 (124)
2020 (134)

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Daehee Lee
Principal Engineer
linkedin
leader-logo
Eric Hibbard
Director, Product Planning – Security
linkedin
Company data provided by crunchbase