Sr. Staff Physical Design PPA Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Samsung Electronics · 2 days ago

Sr. Staff Physical Design PPA Engineer

Samsung Electronics is a world leader in advanced semiconductor technology, and they are building a center of excellence for Intellectual Property applied to high-performance computing devices. The Sr. Staff Physical Design PPA Engineer will be responsible for developing design recipes to improve Power/Performance/Area for Physical Design execution and leading PPA initiatives to meet project requirements.

Consumer ElectronicsElectronicsManufacturingMobile AppsMobile Devices
check
H1B Sponsor Likelynote

Responsibilities

You will lead PPA initiatives by identifying opportunities, tracking progress, and executing towards delivering solutions that meet project requirements
You will drive flows and methodologies improvements for the purpose of automating Physical Design Implementation, leveraging your strong problem-solving skills and high proficiency in all areas of Physical Design
You will have hands-on responsibility from synthesis to place and route of an IP block through signoff flows, including timing and physical verification
You will work on synthesis, floor planning, place & route in chip-level and hierarchical physical implementation environments, ensuring that your designs meet PPA targets and signoff requirements
You will interact with RTL counterparts and SOC teams to resolve design issues pertaining to block closure, providing feedback and working together to optimize the design flow

Qualification

Physical Design ImplementationPPA OptimizationSynthesisPlace & RouteTCL ProgrammingBlock Level Floor Planning7nm Finfet ExperienceCommunication SkillsTeam CollaborationAttention to Detail

Required

10+ years of experience with a Bachelor's degree in Computer Science/Computer Engineering/relevant technical field, or 8+ years of experience with a Master's degree, or 6+ years of experience with a PhD
Solid understanding of the SOC/ASIC design flow with particular experience in taping out designs
Experience with synthesis, block, and full chip implementation utilizing the latest industry P&R/STA flows and tools
Experience in block level floor-planning, implementing power grid and area/congestion optimization
Proficient scripting/programming skills in TCL, Perl, Shell, and/or Python
Knowledge of Electrical Engineering fundamentals, analytical aptitude and excellent attention to detail
Strong communication skills, team player working in collaborative work environment, discipline and planning; ability to execute with high quality deliverables is a must

Preferred

Experience with 7nm Finfet or smaller process nodes
Hands-on experience with clock tree synthesis (CTS)
Sign-off experience with reliability, signal integrity, noise, timing, power, physical and DFM closure

Benefits

Medical
Dental
Vision
Life insurance
401(k)
Onsite lunch
Employee purchase program
Tuition assistance (after 6 months)
Paid time off
Student loan program
Wellness incentives

Company

Samsung Electronics

company-logo
Samsung Electronics is a technology company that engages in consumer electronics, IT and mobile communications, and device solutions.

H1B Sponsorship

Samsung Electronics has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (206)
2024 (143)
2023 (234)
2022 (169)
2021 (144)
2020 (144)

Funding

Current Stage
Public Company
Total Funding
$4.75B
Key Investors
U.S. Department of Commerce
2024-04-15Grant· $4.75B
2023-01-10Post Ipo Equity
1975-06-11IPO

Leadership Team

leader-logo
Jong Hee Han
Vice Chairman & CEO
leader-logo
Ki Nam Kim
Vice Chairman and CEO
Company data provided by crunchbase