Principal Physical Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Microsoft · 1 day ago

Principal Physical Design Engineer

Microsoft is a leading technology company focused on powering the Intelligent Cloud mission through its extensive Cloud Infrastructure. The Principal Physical Design Engineer will be responsible for SOC Top Level Design Planning, leading design tools and methodologies, and ensuring optimal design outcomes for Microsoft's cloud hardware.

Agentic AIApplication Performance ManagementArtificial Intelligence (AI)Business DevelopmentDevOpsInformation ServicesInformation TechnologyManagement Information SystemsNetwork SecuritySoftware
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Responsible for SOC Top Level Design Planning and partitioning strategies
Responsible for RTL to GDS implementation in Physical Design domain
Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners as essential
Lead & influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach
Lead and manage floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA)
Drive end-to-end execution from synthesis through place-and-route for large designs, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification
Develop guidelines, checklists, and best practices for top-level physical design
Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes
Foster collaboration across teams to deliver the best possible solutions, aligned with a One Microsoft mindset
Demonstrate technical expertise across various domains of Physical Design & Timing Signoff
Clear communications on project status & planning
Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Qualification

Physical DesignSOC Top Level DesignTiming SignoffEDA ToolsPower Performance Area (PPA)Static Timing AnalysisClock Tree SynthesisScriptingMentoringProblem SolvingCollaborationCommunication

Required

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter

Preferred

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience OR equivalent experience
1+ year(s) experience working on or leading projects from beginning-to-end
Experience in SOC Top Level work, Design Planning and integration with multiple production tape-outs using advanced foundry process nodes
Demonstrate technical expertise in all aspects of Physical Design, from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff, Formal Equivalence, and Low Power Verification
Own complete PD execution of Critical blocks/Partitions/Sub-systems/Sub-chips instantiating/integrating multiple other Physical partitions. Be fully hands-on in your individual ownerships as individual contributor and collaborate cross-team as required
Proficient in integration activities and design planning (DP) methodology with hands-on experience
Good understanding of timing constraints (functional & DFT), static timing analysis (STA), and timing-power optimization
Thorough understanding of SOC or subsystem design trade-offs across power, performance, and area (PPA)
Hands-on experience with clock tree synthesis (CTS) and global clock distribution in complex multi-voltage, multi-clock, multi-domain, and low-power designs
Partner closely with PD flow/CAD team and PD methodology team to flag & fix PD TFM issues upfront and ensure those are fixed in the next PD TFM release from CAD or are updated in the design project layer (as appropriate)
Skilled in industry-standard EDA tools (Synopsys or Cadence)
Mentor junior engineers on technical aspects
Advanced proficiency in Engineering Change Order (ECO) implementation for power and timing convergence, with solid knowledge of functional and DFT ECO closure methodologies
Demonstrated ownership of deliverables and strong cross-functional teamwork
Experience in mentoring, influencing teams, and driving alignment through clear and effective communication
Good analytical and problem-solving skills, complemented by advanced scripting capabilities in Perl, TCL, and Python

Company

Microsoft

company-logo
Microsoft is a software corporation that develops, manufactures, licenses, supports, and sells a range of software products and services.

H1B Sponsorship

Microsoft has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (9192)
2024 (9343)
2023 (7677)
2022 (11403)
2021 (7210)
2020 (7852)

Funding

Current Stage
Public Company
Total Funding
$1M
Key Investors
Technology Venture Investors
2022-12-09Post Ipo Equity
1986-03-13IPO
1981-09-01Series Unknown· $1M

Leadership Team

leader-logo
Satya Nadella
Chairman and CEO
linkedin
leader-logo
Vukani Mngxati
Chief Executive Officer - Microsft South Africa
linkedin
Company data provided by crunchbase