Design Verification Lead Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Cadence · 9 hours ago

Design Verification Lead Engineer

positionAustin, TX
timeFull-time
remoteOnsite
senioritySenior Level, Lead/Staff
date5+ years exp

Cadence is a company dedicated to hiring and developing leaders and innovators in technology. The Design Verification Lead Engineer will focus on the execution and technical management of verification projects, leading a team to ensure comprehensive test coverage for CPU cores or processor blocks.

AerospaceElectronic Design Automation (EDA)HardwareMobileSemiconductorSoftware
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Technical Execution: Developing and executing detailed verification plans (vPlans) using Cadence vManager
Environment Development: Develop UVM scoreboards, monitors, and complex functional coverage models for multi-protocol or processor-specific interfaces
Debug & Triage: Lead the debug of complex RTL failures and coordinate with design engineers to resolve microarchitectural bugs
Regression Management: Manage automated regression environments (e.g., Jenkins) and ensure targets for code and functional coverage are met
Project Tracking: Responsible for technical alignment, project planning, and progress tracking for the verification lifecycle

Qualification

VLSI design verificationSystemVerilog AssertionsUVMProcessor integrationScripting PerlScripting PythonScripting Tcl

Required

B.S/M.S in EEE with 5–8+ years of hands-on experience in VLSI design verification
Strong command of SystemVerilog Assertions (SVA), constraint randomization, and UVM
Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe
Expertise in scripting (Perl, Python, or Tcl) for verification flow automation

Company

Cadence

twittertwittertwitter
Glassdoor4.3
company-logo
Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems.
dateFounded in 1988
location
San Jose, California, USA
people-size10001+ employees
web-link
https://www.cadence.com

H1B Sponsorship

Cadence has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (306)
2024 (221)
2023 (282)
2022 (330)
2021 (233)
2020 (209)

Funding

Current Stage
Public Company
Total Funding
unknown
1998-02-20IPO

Leadership Team

leader-logo
Paul Cunningham
Senior Vice President and General Manager
linkedin
leader-logo
Tom Beckley
Senior Vice President, Custom IC & PCB Group
linkedin

Recent News

Morningstar.com
Cadence Announces Fourth Quarter and Fiscal Year 2025 Financial Results Webcast
2026-01-07
MarketScreener
Cadence Design Systems to integrate CUDA X technology into chip design software - Nvidia CEO at CES
2026-01-06
Business Wire
Cadence Launches Partner Ecosystem to Accelerate Chiplet Time to Market
2026-01-06
Company data provided by crunchbase