ASIC DFT Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Broadcom · 11 hours ago

ASIC DFT Engineer

Broadcom's ASIC Product Division is seeking candidates for a DFT position at their Fort Collins, Colorado, Development Center. The successful candidate will lead DFT programs, working on various phases of SoC DFT activities, and will be responsible for implementing DFT specifications and ensuring products are successfully released to production.

MobileSemiconductorWireless
check
H1B Sponsor Likelynote

Responsibilities

Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
Working closely with STA and DI Engineers design closure for test
Generating, Verifying & Debugging Test vectors before tape release
Validating & Debugging Test vectors on ATE during the silicon bring up phase
Assisting with silicon failure analysis, diagnostics & yield improvement efforts
Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
Working closely with I/P DFT engineers & other stakeholders
Debugging customer returned parts on the ATE
Innovating newer DFT solutions to solve testability problems in 3nm & beyond
Automating DFT & Test Vector Generation flows

Qualification

DFT backgroundScan InsertionATPG vector generationVerilog codingMemory BIST verificationBoundary scan verificationAnalog circuit designStatistical process controlSilicon debug experienceProblem solvingProject managementCommunication skills

Required

Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)
Logic BIST design and debug experience
Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)
Experience in Verilog coding, testbench generation & simulation
Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM)
Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
Basic knowledge Test-STA and constraints
Strong background on IEE1687, IJTAG, ICL and PDL
The ability to work in a multi-disciplined, cross-department environment
Solid knowledge in analog and digital circuit design, and device physics fundamentals
Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
Excellent problem solving, debug, root cause analysis and communication skills
Strong understanding of statistical process control and data analysis techniques to drive silicon yield improvements and quality metrics
Project management capabilities to track and prioritize competing deliverables across cross-functional stakeholders including Test Engineering, Reliability, and Operations
Bachelors in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience

Preferred

Experience working on ATE is a plus
Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus
Experience working on Tessent SSN is a plus

Benefits

Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Paid Family Leave and other leaves of absence

Company

Broadcom

company-logo
Broadcom is a designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.

H1B Sponsorship

Broadcom has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (92)
2024 (77)
2023 (79)
2022 (112)
2021 (110)
2020 (89)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-10-31Post Ipo Equity
2015-05-28Acquired
1998-04-17IPO

Leadership Team

leader-logo
Greg Singh
CTO for APJ, Enterprise Security Group
linkedin
leader-logo
Kirsten Spears
CFO and CAO, Broadcom
linkedin
Company data provided by crunchbase