Principal RFIC Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Western Digital · 5 hours ago

Principal RFIC Design Engineer

Western Digital is a company of problem solvers, aiming to power global innovation and push the boundaries of technology. The Principal RFIC Design Engineer will be responsible for designing high-performance RF and analog circuit blocks, requiring strong communication skills and a collaborative approach.

Big DataComputerHardwareManufacturingSoftware
check
H1B Sponsor Likelynote

Responsibilities

Designer will be responsible for the design of high performance RF and analog circuit blocks
Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization, layout supervision, layout verification, preparation of test plan for the testing team, reliability and yield assessment and modeling, simulation to bench and bench to test correlation, bench evaluation both at silicon level and at applications level, and documentation
Job responsibilities require ability to communicate at all levels and with cross functional groups
Candidate must have good verbal and written communications skills and demonstrated track record of circuit innovation, must be a team player, be adaptable, and accept criticism

Qualification

RF circuit designAnalog circuit designCMOS technologyEDA toolsHigh performance layoutCommunication skillsTeam playerAdaptability

Required

Must have hands-on design and development experience in RF and analog integrated circuit
Must have experience in at least one preferably multiple area of full CMOS circuit design and development in: Baseband amplifiers, low noise RF amplifiers, wide bandwidth amplifiers, Mixers, up-converters, down-converters, High speed drivers and receivers, CDR circuits, equalizers, Power amplifiers
Must have experience in 40nm and below CMOS technology
Must have a demonstrable track record of successful design releases and mass production
Must have thorough knowledge of industry standard EDA tools (Cadence, Mentor, Siemens, Ansys etc.)
Experience with RF and high performance analog block layout such as LNA, mixer, analog to digital converters, references, digital to analog converters etc
Experience with floor planning, block level routing and top level chip routing
Knowledge of high performance analog layout considerations such as matching, EM-IR and SOA and mitigation techniques
Experience working with distributed design teams a plus
Must possess strong written and verbal communication skills
BSEE with 10+ years of experience
MSEE with 8+ years of experience
PhD with 4+ years of experience

Benefits

Paid vacation time
Paid sick leave
Medical/dental/vision insurance
Life, accident and disability insurance
Tax-advantaged flexible spending and health savings accounts
Employee assistance program
Other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity
Tuition reimbursement
Transit
The Applause Program
Employee stock purchase plan
Western Digital Savings 401(k) Plan

Company

Western Digital

company-logo
Western Digital helps customers capture, preserve, access, and transform an ever-increasing diversity of data.

H1B Sponsorship

Western Digital has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (234)
2024 (537)
2023 (448)
2022 (580)
2021 (525)
2020 (332)

Funding

Current Stage
Public Company
Total Funding
$901.37M
2023-10-31Post Ipo Debt· $1.37M
2023-01-31Post Ipo Equity· $900M
2015-09-30Post Ipo Equity

Leadership Team

leader-logo
Sesh Tirumala
SVP, CIO
linkedin
A
Alvin B. Phillips
Founder
Company data provided by crunchbase