CAD Engineer – Design Verification Methodology jobs in United States
cer-icon
Apply on Employer Site
company-logo

Apple · 6 hours ago

CAD Engineer – Design Verification Methodology

positionTexas, United States
timeFull-time
remoteOnsite
senioritySenior Level, Lead/Staff
date10+ years exp

Apple is a leading technology company known for its innovative products. As a CAD Engineer in the Silicon Technologies group, you will develop and enhance software systems for regression-testing silicon designs, ensuring high-performance and power-efficient processors.

AppsArtificial Intelligence (AI)BroadcastingDigital EntertainmentFoundational AIMedia and EntertainmentMobile DevicesOperating SystemsTVWearables
check
Comp. & Benefits
check
H1B Sponsor Likelynote

Responsibilities

Develop, maintain, and enhance existing sophisticated software systems for regression-testing Apple’s silicon designs in software simulation
Find and report defects in our chip designs
Ensure that Apple tapes-out world-class silicon
Inform the design of the next generation of these regression systems
Diagnosing the root cause of complex problems
Guide engineers who come to you with problems
Work closely with EDA vendors to incorporate new capabilities of their commercial tools
Resolve problems

Qualification

PythonDebugging vendor toolsRegression testing systemsVerilogSystemVerilogSynopsys VCSXCeliumModelsimTCLPerlArtificial intelligenceMachine learningCC++Communication skills

Required

Minimum of BS degree + 10 years of relevant experience
Experience developing, maintaining, and enhancing an existing system for regressing RTL
Experience debugging vendor tool problems
Python programming background is required

Preferred

Experience with TCL or Perl is a plus
Experience with artificial intelligence and machine learning
Experience with interacting with DV team(s) to help solve their problems
Experience in implementing new functionality to solve emerging problems or to optimize already existing methods
MSEE/CE/CS preferred
Knowledge in Verilog and SystemVerilog; familiarity with VHDL a plus
Experience with Synopsys VCS, XCelium, or Modelsim
Good communications skills are required and prior customer support experience is a plus
Experience writing or maintaining a script or Makefile that builds a simulation model from RTL is a plus
Familiarity with Verdi and/or Indago is considered a plus
Knowledge of C and C++ is a plus

Company

Apple

twittertwittertwitter
Glassdoor4.2
company-logo
Apple is a technology company that designs, manufactures, and markets consumer electronics, personal computers, and software.
dateFounded in 1976
location
Cupertino, California, USA
people-size10001+ employees
web-link
https://www.apple.com

H1B Sponsorship

Apple has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (6998)
2024 (3766)
2023 (3939)
2022 (4822)
2021 (4060)
2020 (3656)

Funding

Current Stage
Public Company
Total Funding
$5.67B
Key Investors
Berkshire HathawayMicrosoftSequoia Capital
2025-05-05Post Ipo Debt· $4.5B
2025-01-16Post Ipo Debt· $0.31M
2021-04-30Post Ipo Equity

Leadership Team

leader-logo
Tim Cook
CEO
leader-logo
Craig Federighi
SVP, Software Engineering

Recent News

Venrock
Venrock Portfolio
2025-12-01
IndiaTimes
Apple TV+ pulls Jessica Chastain’s "The Savant" just days before premiere
2025-09-25
Mac Daily News
Jessica Chastain: I respect Apple’s decision to pause the release of ‘The Savant’ or something
2025-09-25
Company data provided by crunchbase