Apply on Employer Site

Inspire Semiconductor, Inc. · 6 hours ago

Senior DFT Engineer

Austin, TX

Full-time

Hybrid

Senior Level, Lead/Staff

8+ years exp

Inspire Semiconductor, Inc. is revolutionizing high-performance computing with innovative chip architecture. They are seeking a highly skilled Design for Test (DFT) engineer to contribute to DFT flows, including RTL integration and ATPG pattern generation, in a dynamic startup environment.

AI InfrastructureArtificial Intelligence (AI)BlockchainComputerCryptocurrencyInformation TechnologyMachine LearningSemiconductor

Responsibilities

Generate RTL and integrate features like scan compression, SSN, and third-party IPs into designs

Scan insertion, compression, boundary scan, IEEE 1149.1/1500/1687

Generate ATPG scan compressed patterns and drive coverage closure for complex partitions using various fault models, including stuck-at, transition, cell-aware, and interconnect bridge/open

Generate timing constraints for backend teams for various scan modes. Run, debug, and sign off on partition and retargeting level GLS runs

Analyze and fix UPF integration issues, working with front-end teams and EDA tool vendors. Develop and validate UPF for chips using EDA tools and simulations

Perform RTL/gate-level simulations, coverage analysis, ATE pattern bring-up

Develop scripts and ECO flows for post-processing the design to address critical issues before tape-out. Debug simulation mismatches and silicon bring-up issues by running scan tests

Qualification

DFT flowsRTL integrationATPG pattern generationVerilogTclPythonCadence toolsCommunicationCollaboration skills

Required

8+ years of experience in end-to-end DFT flows

A Bachelor's or Master's degree in Computer Engineering or Electrical Engineering or related field

Proficiency in Tcl, Perl, Bash/Tcsh, Python, and Makefile

Experience with Cadence Incisiv/Xcelium (or equivalent tools)

Strong understanding of Verilog, UPF, CPF, and BSDL

Extensive experience with Cadence Modus, Genus, Conformal and Xcelium tools (or Synopsys/Siemens equivalent - DFT Compiler, TetraMax, Tessent Fastscan, TestKompress, DFTAdvisor)

Excellent communication and collaboration skills to work effectively with various teams and EDA tool vendors

Preferred

Experience in RISC-V architecture

Large CPU based systems

Experience on ADVANTEST 93K or equivalent ATE's

Benefits

Rewarding Compensation

Bonus potential

Meaningful equity

Flexible time off

Company

Inspire Semiconductor, Inc.

InspireSemi provides revolutionary high-performance, energy-efficient accelerated computing solutions for High-Performance Computing (HPC), AI, graph analytics, and other compute-intensive workloads.

Founded in 2020

Austin, Texas, USA

11-50 employees