SIGN IN
SoC Silicon Top-Level Floorplan Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Google · 2 weeks ago

SoC Silicon Top-Level Floorplan Engineer

Google is a leading technology company, and they are seeking a SoC Silicon Top-Level Floorplan Engineer to shape the future of AI/ML hardware acceleration. This role involves creating the initial physical layout of chips, defining block sizing and placement, and collaborating with various teams to deliver high-performance silicon solutions.
AppsArtificial Intelligence (AI)Cloud StorageSearch EngineSEO
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Own the planning, creation, and delivery of top-level floorplan deliverables and implementation for Silicon SOC projects from concept to working silicon volume
Resolve structural or physical issues related to the integration of ASICs and SoCs, and collaborate with teams across Google to develop ideas for silicon and hardware projects
Manage all cross-functional interactions related to top-level floorplanning of chip projects
Develop and improve floorplan implementation methodologies. Support and execute implementation flows using both industry-standard and specialized internal tools
Perform technical evaluations of vendors and IP, providing recommendations and assessments of process node trade-offs to meet PPA, and cost goals

Qualification

Physical design experience3D IC designEDA tools proficiencySoC design methodologiesScripting languagesCross-functional collaborationMaster'sPhDVarious technologies

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
10 years of experience in physical design (e.g., with a focus on floorplanning, integration, or top-level chip assembly)
Experience in 3D Integrated Circuit (3D IC) design (e.g., multi-die partitioning, TSV planning, advanced chiplet and packaging technologies, optimizing PPA, and physical verification in a SiP context)
Experience in physical design working on advanced nodes
Experience collaborating with cross-functional teams (e.g., architecture, RTL design, synthesis, verification)

Preferred

Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science with an emphasis on computer architecture
Experience in scripting languages (e.g., Python, Tcl, or Perl) and industry standard tools including Innovus, FusionCompiler
Experience working on various technologies (e.g., embedded processors, DDR, SerDes, HBM, networking-on-chip fabrics, etc.)
Experience using EDA tools to resolve DRC/LVS/EMIR issues for leading edge nodes
Experience with SoC design methodologies for full-chip power grid, global clocking, data path implementation, 3PIP integration, and bump planning

Benefits

Bonus
Equity
Benefits

Company

Google specializes in internet-related services and products, including search, advertising, and software. It is a sub-organization of Alphabet.

H1B Sponsorship

Google has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (8763)
2024 (8872)
2023 (9682)
2022 (11626)
2021 (9109)
2020 (9785)

Funding

Current Stage
Public Company
Total Funding
$26.1M
Key Investors
Kleiner Perkins,Sequoia CapitalAndy Bechtolsheim
2004-08-19IPO
1999-06-07Series Unknown· $25M
1998-11-01Angel· $1M

Leadership Team

leader-logo
Sundar Pichai
CEO
linkedin
leader-logo
Thomas Kurian
CEO - Google Cloud
linkedin
Company data provided by crunchbase