Senior/Staff Analog Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

PowerLattice · 1 day ago

Senior/Staff Analog Design Engineer

PowerLattice is a well-funded semiconductor startup focused on developing innovative chiplet solutions for advanced computing and AI. They are seeking a motivated Senior or Staff level Analog Designer to design and develop high-quality analog and mixed-signal integrated circuits, working closely with cross-functional teams to deliver production-ready designs.

Artificial Intelligence (AI)Information TechnologySoftware

Responsibilities

Design and develop core analog and mixed-signal circuit blocks, including bandgap references, oscillators, LDOs, op-amps, ADCs, and DACs
Translate system and block-level specifications into robust circuit architectures and implementations
Perform schematic capture, simulation, and optimization to meet performance, power, area, and reliability targets
Provide layout guidance and collaborate closely with layout engineers to ensure design intent is met
Perform post-layout (PEX) simulations and correlations with pre-layout analysis
Participate in design reviews and contribute to clear, thorough design documentation
Support silicon bring-up, block-level evaluation, characterization, and debugging
Apply best practices for analog design, verification, and sign-off

Qualification

Analog design experienceAnalog circuit theoryCMOS technologiesEDA tools proficiencyPost-layout verificationCommunication skillsCollaborative team work

Required

Bachelor's degree in Electrical Engineering, Computer Science or a related field
5+ years of hands-on analog design experience
Strong foundation in analog circuit theory, device physics, and CMOS technologies
Experience designing common analog blocks such as bandgaps, LDOs, oscillators, op-amps, ADCs, and DACs
Proven ability to carry designs from specification through schematic, simulation, layout guidance, and post-layout verification
Proficiency with industry-standard EDA tools (e.g., Cadence)
Solid experience with DC, AC, transient, noise, and corner simulations
Working knowledge of reliability, mismatch, and layout-dependent effects
Hands-on laboratory experience, including silicon bring-up, bench characterization, and debugging of analog/mixed-signal ICs

Preferred

Experience with deep submicron CMOS process technologies
Familiarity with high-power or high-accuracy analog design techniques
Strong communication skills and the ability to work effectively in a collaborative team environment

Benefits

Stock option grant
Comprehensive benefits package including health, dental, vision, and 401(k)

Company

PowerLattice

twittertwitter
company-logo
PowerLattice redefines how power enters into processors with its groundbreaking power delivery chiplets.

Funding

Current Stage
Early Stage
Total Funding
$41.8M
2025-11-17Series A· $25M
2025-05-27Series Unknown· $16.8M
Company data provided by crunchbase