Senior Analog Post Silicon Validation Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

PowerLattice · 1 week ago

Senior Analog Post Silicon Validation Engineer

positionChandler, AZ
timeFull-time
remoteHybrid
senioritySenior Level
money$150K/yr - $200K/yr
date7+ years exp

PowerLattice is a well-funded semiconductor startup developing a groundbreaking chiplet solution for high-performance chips. The Senior Analog Post-Silicon Validation Engineer will lead silicon bring-up and validation, ensuring products meet performance and quality requirements through collaboration with various engineering teams.

Artificial Intelligence (AI)Information TechnologySoftware

Responsibilities

Lead analog post-silicon validation for new silicon bring-up, functional validation, and characterization
Develop and execute the validation plan as a team with design and test based on test documents
Develop test hardware and software with the team
Support design team to root-cause silicon issues
Collaborate with test engineering on test program development
Support ATE test enablement including correlation, characterization, test time optimization, test data review, and test program QA
Support production ramp, yield improvement and customer return analysis
Develop and maintain automated validation infrastructure using Python

Qualification

Analog post-silicon validationPython programmingCommon analog IPsLab instruments proficiencyDigital interfaces I2CDigital interfaces JTAGDigital interfaces SPIProblem-solving skillsCommunication skillsCross-functional collaboration

Required

Bachelor's or Master's degree in Electrical Engineering, Computer Science or related field
7+ years of hands-on analog post-silicon validation experience on analog or mixed-signal products
Familiar with common analog IPs, such as bandgap, ADC, DAC, PLL, oscillator, opamp, etc
Proficient with lab instruments
Excellent problem-solving, communication, and cross-functional collaboration skills
Strong programming skills in Python
Experience with digital interface, such as I2C, JTAG, SPI

Preferred

Experience with products of power delivery to SOCs
Experience working on ATE and familiar with test tooling and test flow
Analog/mixed-signal basic design knowledge

Benefits

Stock Option Grant
Comprehensive benefits package including health, dental, vision, and 401(k)

Company

PowerLattice

twittertwitter
company-logo
PowerLattice redefines how power enters into processors with its groundbreaking power delivery chiplets.
dateFounded in 2023
location
Vancouver, Washington, USA
people-size11-50 employees
web-link
https://www.powerlatticeinc.com

Funding

Current Stage
Early Stage
Total Funding
$41.8M
2025-11-17Series A· $25M
2025-05-27Series Unknown· $16.8M
Company data provided by crunchbase