Design Verification Engineer (GPU) jobs in United States
cer-icon
Apply on Employer Site
company-logo

Ursus, Inc. · 3 weeks ago

Design Verification Engineer (GPU)

positionSan Jose, CA
timeFull-time
remoteOnsite
senioritySenior Level
money$75/hr - $95/hr
date5+ years exp

Ursus, Inc. is a global technology leader known for its innovative consumer electronics, mobile devices, and cutting-edge semiconductor solutions. As a GPU Design Verification Engineer, you will ensure the quality of GPU architecture by building verification environments and test plans, developing assertions, and analyzing failing tests.

Information TechnologyRecruitingStaffing Agency
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Work with architects and designers to build verification environments and test plans
Craft a functional verification coverage strategy to ensure complete test suite implementation
Develop assertions and checks to optimize isolation time and produce meaningful failing signatures
Analyze failing tests to root cause, along, working with RTL and reference modeling teams
Provide input on Architectural and Micro-Architectural specifications for testability and accuracy
Examine code coverage results, identifying exclusions and improving stimulus
Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics

Qualification

System VerilogUVMOOP C++PythonFunctional coverageConstrained randomizationMicro-architecture understandingCommunication skills

Required

BS in Computer Engineering, BSEE or comparable, with 5+ years of industry experience in a design verification role
Proficient in System Verilog, UVM OVM, and OOP C++ with experience in creating, running, and debugging constraint-random testbenches
Working knowledge of scripting languages such as Python or Perl, with a deep understanding of constrained randomization and functional coverage-driven verification methodology
Deep understanding of constrained randomization and the development of efficient test suites
Experience with code coverage and functional coverage-driven verification methodology
Experience in creating, running, and debugging SystemVerilog/UVM constraint-random testbench
Understanding of micro-architecture, logic design, FSMs, arithmetic, Datapath pipelines

Preferred

MS CE/EE with 5+ years of industry experience in verification
Good verbal and written communication skills
Experience with GPU or CPU is a plus

Benefits

Medical
Dental
Vision
Commuter
401K benefits with company matching

Company

Ursus, Inc.

twittertwittertwitter
company-logo
Ursus, Inc., has been recognized by Staffing Industry Analysts (SIA) for four consecutive years as the fastest-growing technical and creative staffing firm in the United States.
dateFounded in 2015
location
San Francisco, California, USA
people-size201-500 employees
web-link
http://www.ursusinc.com

H1B Sponsorship

Ursus, Inc. has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (5)
2024 (2)
2023 (1)

Funding

Current Stage
Growth Stage
Total Funding
$0.45M
2017-12-20Angel· $0.1M
2016-01-14Angel· $0.35M

Leadership Team

leader-logo
Jon Beck
Founder & CEO
linkedin
Company data provided by crunchbase