Design For Test (DFT) Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Protingent · 11 hours ago

Design For Test (DFT) Engineer

positionSan Diego, CA
timeContract
remoteOnsite
senioritySenior Level
money$100/hr - $130/hr
date5+ years exp

Protingent is an Award-Winning provider of top-tier Engineering and IT talent, trusted by companies at the forefront of innovation. They are seeking a Design-for-Test contractor to test and validate the next generation chips, working with Front End and Physical Design teams to implement DFT and test designs.

Recruiting
check
H1B Sponsor Likelynote

Responsibilities

The team is looking for a Design-for-Test contractor to test and validate the next generation chips
Candidate will be responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio frequency (RF) and BlueTooth/Wireless LAN chipsets
Experience with memory BIST – Siemens Tessent Flow
Experience with gate-level simulation and simulation debug
Experience with automation and scripting – Tcl/Perl/Python
Experience with scan compression – SEQ/Ultra/TestKompress
Experience with ATPG – Tetramax
Experience with ATPG diagnosis, ATE debug and silicon bring up
DFT pattern translation – VTRAN
Experience with RTL design – Verilog/system Verilog
Some experience with STA and timing analysis concepts – PrimeTime (CDC, clock gating checks, timing constraints)

Qualification

Design-for-Test (DFT)Memory BISTAutomationScriptingGate-level simulationScan compressionATPGDFT pattern translationRTL designDebugging skillsProblem solvingIndependent work

Required

Experience with memory BIST – Siemens Tessent Flow
Experience with gate-level simulation and simulation debug
Experience with automation and scripting – Tcl/Perl/Python
Experience with scan compression – SEQ/Ultra/TestKompress
Experience with ATPG – Tetramax
Experience with ATPG diagnosis, ATE debug and silicon bring up
DFT pattern translation – VTRAN
Experience with RTL design – Verilog/system Verilog
Some experience with STA and timing analysis concepts – PrimeTime (CDC, clock gating checks, timing constraints)
5+ years relevant industrial DFT experience
Excellent problem solving and debugging skills
Ability to complete assignments independently

Benefits

Insurance plan options (HDHP plan or POS plan)
Education/certification reimbursement
Pre-tax commuter benefits
Paid Time Off (PTO)
Administered 401k plan

Company

Protingent

twittertwittertwitter
company-logo
Protingent delivers the top-tier technical and IT professionals you need to power your business forward.
dateFounded in 2001
location
Redmond, Washington, USA
people-size201-500 employees
web-link
http://www.protingent.com/

H1B Sponsorship

Protingent has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2022 (1)

Funding

Current Stage
Growth Stage
Company data provided by crunchbase