FPGA Design Verification Engineer, Quantum AI jobs in United States
cer-icon
Apply on Employer Site
company-logo

Google · 4 hours ago

FPGA Design Verification Engineer, Quantum AI

Google is a leading technology company, and they are seeking an FPGA Design Verification Engineer to join their Quantum AI team. The role involves contributing to the development of custom silicon solutions for quantum computing, focusing on verification of FPGA and ASIC designs to ensure performance and efficiency.

AppsArtificial Intelligence (AI)Cloud StorageSearch EngineSEO
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Build and maintain hardware-in-the-loop testing platforms while integrating any verification IP for externally developed IP into our overall verification flow
Close coverage measures to identify verification holes and to show progress towards tape-out
Create and execute verification plans and test cases. Identify and debug verification failures
Develop and maintain constrained-random verification environments using System Verilog and universal verification methodology (UVM)
Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios

Qualification

SystemVerilog/UVMSOC VerificationScripting languagesFormal verification toolsMixed-signal ASICsVerification strategyElectrical EngineeringComputer ScienceDebuggingCollaboration

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
5 years of experience verifying digital systems using SystemVerilog/UVM
5 years of experience in SOC Verification including CPUs, bus interfaces, or peripherals
5 years of experience using scripting languages (such as Python or Perl) for automation and analysis

Preferred

Master's degree or PhD in Electrical Engineering or Computer Science
8 years of experience in design verification
Experience running DV for mixed-signal ASICs containing analog and RF IP and building mixed-mode models for end-to-end DV coverage
Experience working with one or more formal verification tools, such as JasperGold, VC Formal, Questa Formal, or 360-DV
Experience in ARM, RISC-V or any processor based DV including tool chains and C based testing
Knowledge of verification strategy definition, verification planning, coverage closure and UVM environment setup

Benefits

Bonus
Equity
Benefits

Company

Google specializes in internet-related services and products, including search, advertising, and software. It is a sub-organization of Alphabet.

H1B Sponsorship

Google has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (8763)
2024 (8872)
2023 (9682)
2022 (11626)
2021 (9109)
2020 (9785)

Funding

Current Stage
Public Company
Total Funding
$26.1M
Key Investors
Andy Bechtolsheim
2004-08-19IPO
1999-06-07Series Unknown· $25M
1998-11-01Angel· $1M

Leadership Team

leader-logo
Sundar Pichai
CEO
linkedin
leader-logo
Thomas Kurian
CEO - Google Cloud
linkedin
Company data provided by crunchbase