Principal DFT Engineer (Silicon Engineering) jobs in United States
cer-icon
Apply on Employer Site
company-logo

SpaceX · 3 hours ago

Principal DFT Engineer (Silicon Engineering)

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. The Principal DFT Engineer will develop next-generation ASICs for deployment in space and ground infrastructures, optimizing DFT architectures and ensuring design readiness for innovative technologies.

AerospaceManufacturingSpace Travel
check
Growth Opportunities
badNo H1BnoteU.S. Citizen Onlynote

Responsibilities

Lead implementation and optimization of DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, leveraging Siemens Tessent tools for RTL and gate netlist DFT implementation
Own ATPG tools and methodologies, including generating patterns for stuck-at, transition, and path delay fault models, while focusing on pattern compression, diagnosis, and hierarchical test flows. Provide post-silicon testing and validation support
Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools
Integration and verification of Design for Test (DFT) fabrics and IP within Subsystems
Run and debug non-timing and SDF annotated gate level simulations
Develop test scripts, automate processes, and analyze data using programming languages such as Perl, Python, Tcl, or C+

Qualification

ASIC design experienceDFT architecture implementationScan insertionRTL debuggingProgramming in PythonLeadership in SOC DFTProblem-solvingTeam collaborationCommunication skills

Required

Bachelor's degree in electrical engineering, computer engineering or computer science
10+ years of experience working with ASICs
10+ years of experience in scan insertion and DFT setup, integration and validation
Must be willing to work extended hours and weekends as needed to meet critical milestones

Preferred

Leadership experience driving SOC DFT execution from concept through tapeout and product deployment
RTL experience to understand, trace and debug RTL connectivity issues as they pertain to DFT
Ability to solve complex problems including clock domain crossings and power optimization
Experience with UPF (Unified Power Format), formal verification, and DRC rule checking experience
Familiar with advanced silicon process and technology nodes for high speed and low power consumption
Strong implementation or integration of design blocks using Verilog/SystemVerilog
Experience working with ATE testers and test teams

Benefits

Long-term incentives, in the form of company stock, stock options, or long-term cash awards
Potential discretionary bonuses
Ability to purchase additional stock at a discount through an Employee Stock Purchase Plan
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Short & long-term disability insurance
Life insurance
Paid parental leave
Various other discounts and perks
3 weeks of paid vacation
10 or more paid holidays per year
5 days of sick leave per year

Company

SpaceX is an aviation and aerospace company that designs, manufactures, and launches rockets and spacecraft.

Funding

Current Stage
Late Stage
Total Funding
$11.78B
Key Investors
Korea Investment PartnersIntesa SanpaoloAndreessen Horowitz
2025-12-12Secondary Market
2025-09-10Secondary Market
2025-08-13Secondary Market· $10M

Leadership Team

leader-logo
Elon Musk
Founder, CEO & CTO
leader-logo
Bret Johnsen
CFO
linkedin
Company data provided by crunchbase