Senior Principal Architect jobs in United States
cer-icon
Apply on Employer Site
company-logo

Neurophos · 11 hours ago

Senior Principal Architect

Neurophos is developing an ultra-high-performance, energy-efficient photonic AI inference system aimed at transforming AI computation. They are seeking a Senior Principal Architect to lead the architecture definition for complex System-on-Chip programs, focusing on performance, power, and area analysis.

Artificial Intelligence (AI)Data CenterHardware
check
H1B Sponsor Likelynote

Responsibilities

Drive SOC architecture definition including subsystem partitioning, memory hierarchy, interconnect topology, and IP integration strategy
Drive CPU architecture specification encompassing microarchitecture, pipeline design, cache hierarchy, and instruction set extensions
Partner with modeling teams on performance analysis using cycle-accurate simulators, trace-driven models, and analytical frameworks
Drive power architecture decisions including voltage/frequency domains, power gating strategies, and dynamic power management
Drive area analysis and optimization, balancing performance and power targets against die cost constraints
Collaborate in trade-off studies across the performance/power/area design space to guide architectural choices
Work closely with RTL design, physical design, and analog teams to ensure architectural intent is realized in implementation
Drive architectural specifications and documentation
Represent architecture in program reviews and drive alignment with product requirements

Qualification

SOC architectureCPU microarchitecturePerformance modelingPower estimationRISC-V architectureARM architectureSilicon bring-upAdvanced packagingCommunication skillsProblem-solving skills

Required

MS or PhD in Electrical Engineering, Computer Engineering, or Computer Science
15+ years of experience in SOC/CPU architecture with at least 5 years in a principal or staff-level role
Expert knowledge of CPU microarchitecture including out-of-order execution, branch prediction, memory subsystems, and coherency protocols
Strong background and experience in performance modeling methodologies and tools
Deep understanding of power estimation techniques at architectural and RTL levels
Experience with modern SOC building blocks including high-speed interconnects, memory controllers, and accelerator architectures
Track record of successful tape-outs on advanced process nodes
Excellent communication skills with ability to influence across organizational boundaries
Excellent problem-solving skills and attention to detail

Preferred

Experience with RISC-V or ARM architecture development
Familiarity with machine learning accelerator architectures
Background in silicon bring-up and performance correlation
Understanding of advanced packaging technologies
Experience with system-level power management frameworks

Benefits

Health
Vision
Dental
401 (k)

Company

Neurophos

twittertwitter
company-logo
Neurophos develops photonic AI processing technology that focuses on hardware solutions for accelerating artificial intelligence inference.

H1B Sponsorship

Neurophos has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2023 (1)

Funding

Current Stage
Early Stage
Total Funding
$126.1M
Key Investors
Gates Frontier FundMetaVC Partners
2026-01-22Series A· $110M
2025-12-08Series Unknown· $1.9M
2023-12-14Seed· $7.2M

Leadership Team

leader-logo
Patrick T. Bowen
CEO
linkedin
leader-logo
Andrew Traverso
Co-founder & Chief Scientist
linkedin
Company data provided by crunchbase